期刊文献+

基于统计算法的DDR4 DQ信号误码率眼图的实现 被引量:2

The Realization of DQ BER Eye Diagram Based on Statistical Method
下载PDF
导出
摘要 本课题是最大失真分析方法的后续研究,目的是利用链路系统的单-位响应噪声模型来预测高速链路误码率。文中基于线性时不变理论,利用统计算法对系统进行建模,快速仿真出DQ数据在符号间干扰和串扰影响下的误码率眼图。实现了DQ Read数据误码率眼图的预测,并对眼图结果进行了分析。结果表明,该算法能够快速有效地实现ISI和串扰对DQ数据误码率眼图影响的预测,为进一步研究抖动和接收器判决时刻的不准确性等因素对误码率的影响做了准备。 Following closely from PDA analysis,this project is intended to develop an algorithm that employs single-bit response to forecast eye diagram and BER for a high speed system. With Linear time-invariant( LTI) theorems used regularly,coupling with the statistical signaling,statistical methods are introduced to calculate the BER eye diagram of DQ signal under the influence of inter symbol interference and crosstalk. The results show that fast and effective prediction is achieved,which prepares the ground for further study of the impact on BER of jitter and the uncertainty of the time of receiver judgment.
出处 《电子科技》 2015年第7期124-128,共5页 Electronic Science and Technology
关键词 误码率 眼图 统计信令分析 bit error rate eye diagram statistical signaling analysis
  • 相关文献

参考文献10

  • 1Santanu Chaudhuri,James A McCall,Joe H Salmon. Proposalfor BER based specifications for DDR4 [ C]. Austin,TX: E-lectrical Performance of Electronic Packaging and Systems(EPEPS) IEEE 19th Conference,2010.
  • 2GanesK Balamurugan,Bryan Casper. Modeling and analysis ofhigh - speed I/O links [ J]. IEEE Transactions on AdvancedPackaging,2009,32(2) :237 -247.
  • 3Oh D,Lambrecht F,CKang S,et al. Accurate method for ana-lyzing high - speed 1/0 system performance [ C]. Santa Clar-a,CA: Design Conference, 2007.
  • 4Bryan K Casper,Matthew Haycock,Randy Mooney. An accu-rate and efficient analysis method for multi - Gb/s chip 一 to-chip signaling schemes [ C]. Honolulu,HI: Symposium onVLSI Circuits Digest of Technical Papers,2002.
  • 5Arun Reddy Chada,Wu Songping,Fan Jun,et al. Efficientcomplex broadside coupled trace modeling and estimation ofcrosstalk impact using statistical BER analysis for high vol-ume ,high performance printed circuit board designs [ C].Las Vegas, NV : Electronic Components & Technology Confer-ence,2013.
  • 6Li Mike Peng.高速系统设计一抖动、噪声和信号完整性[M].李玉山,潘健,译.北京:电子工业出版社,2009.
  • 7Oh Dan,Yuan Xingchao.高速信令-抖动的建模、分析及预算[M].李玉山,初秀琴,路建民,等,译.北京:电子工业出版社,2013.
  • 8Wu Hsinho,Masashi Shimanouchi, Li Mike Peng. High -speed link simulation strategy for meeting ultra long data pat-tern under low BER requirements [ C]. Santa Clara,CA;IECDesign Conference, 2014.
  • 9Intel. Haswell - EP/EP 4S processor DDR4 HSPICE * sig-nal integrity model user’s guide. [ M]. Santa Clara, CA: IntelConperation ,2013.
  • 10彭莎莎.基于高速有损信令系统的最大失真分析算法[J].电子科技,2013,26(3):124-127. 被引量:3

二级参考文献6

  • 1孙灯亮.DDR1&2&3信号完整性测试分析技术探析[J].国外电子测量技术,2006,25(9):75-79. 被引量:9
  • 2JOHN W,SONSS,HOWARDLH.高级信号完整性技术[M].张徐亮,译.北京:电子工业出版社,2011.
  • 3BRYAN C.最大失真ISl分析技术(ppt)[M].荷兰:Intel公司电路研究实验室,2007.
  • 4Agilent Technologies Inc. DesignCon [ M ]. USA: Agilent Tech- nologies Inc ,2009.
  • 5Intel Inc. Sandy bridge - EP/EX processor HSPICE * signal integrity model user's guide for DDR3 Interface [ M ]. USA: Intel Inc ,2005.
  • 6李洋.眼图综述报告[EB/OL].(2012-09-23)[2012-10-05]httpIWWW.docin.corn.

共引文献2

同被引文献12

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部