期刊文献+

锁相环敏感模块的单粒子效应与设计加固

Single Event Effect and Radiation-Hard by Design of Sensitive Blocks for PLL
下载PDF
导出
摘要 应用于航天工程的锁相环(PLL)电路遭受太空高能粒子轰击时会发生单粒子效应(SEE),引起电路失锁,对系统造成灾难性影响。分析了鉴频鉴相器(PFD)和分频器(DIV)模块的单粒子效应导致失锁的机理,运用改进的双互锁结构(DICE)的锁存器和冗余触发器电路分别对其进行设计加固(RHBD),基于0.35μm CMOS工艺设计了加固的锁相环电路。仿真结果表明,加固PLL可以对输入20-40 MHz的信号完成锁定并稳定输出320-640 MHz的时钟信号。在250 f C能量单粒子轰击下加固后PFD模块不会造成PLL失锁,加固DIV模块的敏感节点数目降低了80%。 Single event effect( SEE) occurs when high energy particles penetrate phase locked loops( PLLs) applied to aerospace,causing PLLs to lose lock and even resulting in catastrophic damages for electronic systems. The lock mechanism introduced by the SEE of the phase frequency detector( PFD)and divider( DIV) was analyzed,and radiation-hard by design( RHBD) approaches were performed for PFD and DIV blocks by using dual interlocked storage cell( DICE) latch and redundancy flip-flops. A radiation-hard PLL was designed based on 0. 35 μm CMOS process. The simulation results show that the radiation-hard PLL can lock input signal with frequency from 20 MHz to 40 MHz while generates output signal with frequency from 320 MHz to 640 MHz. The radiation-hard PLL maintains in lock after 250 f C single particles strike at PFD,and the amount of sensitive nodes of DIV reduce by 80%.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第7期547-553,共7页 Semiconductor Technology
基金 国家自然科学基金资助项目(11179003 61176095)
关键词 锁相环(PLL) 鉴频鉴相器(PFD) 分频器(DIV) 单粒子效应(SEE) 设计加固(RHBD) phase-locked loop(PLL) phase frequency detector(PFD) divider(DIV) single event effect(SEE) rad-hard by design(RHBD)
  • 相关文献

参考文献8

  • 1HAFER C, SCHNATHORST V, PFEIL J, et al. SEE and TID results for a commercially fabricated radiation- hardened clock generator circuit [ C ] //Proceedings of IEEE Radiation Effects Data Workshop. Seattle, Washington, USA, 2005 : 93-97.
  • 2吕荫学,刘梦新,罗家俊,叶甜春.辐照加固的500MHz锁相环设计[J].半导体技术,2011,36(1):49-54. 被引量:2
  • 3KUMAR R, KARKALA V, GARG R, et al. A radiation tolerant phase locked loop design for digital electronics [C ] // Proceedings of IEEE International Conference on Computer Design. Lake Tahoe, CA, USA, 2009: 13-16.
  • 4LOVELESST D, MASSENGII,L L W, BHUVA B L, et al. A single-event-hardened phase-locked loop fabricated in 130 nm CMOS [J]. IEEE Transactions on Nuclear and Science, 2007, 54 (6): 2012-2020.
  • 5HAN BenGuang,GUO ZhongJie,WANG XiHu,WU LongSheng,LIU YouBao.A radiation-hardened-by-design technique for suppressing SET in charge pump of PLL frequency synthesizer[J].Science China(Technological Sciences),2013,56(2):286-292. 被引量:2
  • 6CHEN L, WEN X K, YOU Y, et al. A radiation- tolerant ring oscillator phase-locked loop in 0. 13 μm CMOS [ C] // Proceedings of the 55^th International Mid- west Symposium on Circuits and Systems. Boise, ID, USA, 2012: 13-16.
  • 7LOVELESS T D, OLSON B D, BHUVA B L, et al. Analysis of single event transients in integer-N frequency dividers and hardness assurance implications for phase- locked loops [ J ]. IEEE Transactions on Nuclear Science, 2009, 56 (6): 3489-3498.
  • 8FAZELI M, MIREMADI S G, EJLALI A, et al. Low energy single event upset/single event transient-tolerant latch for deep submicron technologies [J]. IET Computers & Digital Techniques, 2009, 3 (3): 289-303.

二级参考文献22

  • 1BLAIR R R. Surface effect of radiation on transistors [ J ]. IEEE Transactions on Nuclear Science, 1963,10 ( 5 ) :35 - 44.
  • 2ROLAND EB.锁相环设计、仿真与应用[M].第5版.北京:清华大学出版社,2007:20-60.
  • 3NEMMANI A N,VANDEPAS M,MAYARAM K, et al. Design techniques for radiation hardened phase-locked loops[ D ]. USA : Oregon State University, 2005.
  • 4COLINGE J P. Hardening integrated circuits against radiation effects[ R ]. short course.
  • 5ALVAREZ J, SANCHEZ H, GEROSA Get al. A wide- bandwidth low-voltage pll for power PC microprocessors [J]. IEEE Journal of Solid-State Circuits, 1995,30(4) : 383 -391.
  • 6KAENEL V V,AEBISCHER D,PIGUEI C,et al. A 320 MHz, 1.5 mW@ 1.35 V CMOS PLL for microprocessor clock generation [ J ]. IEEE Journal of Solid State Circuits, 1996.31 (11) :1715 - 1722.
  • 7GROMOV V, ANNEMA A J, KLUIT R, et al. A radiation hard bandgap reference circuit in a standard 0. 13 μm CMOS technology [ J ]. IEEE Transactions on Nuclear Science, 2007, 54 (6) :2727 - 2733.
  • 8MAVIS D G, EATON P H. Temporally redundant latch for preventing single event disruptions in sequential Integrated circuits:United states, 6127864 [ P]. 2000.
  • 9SWONGER J W. Radiation hardened analog integrated circuit Design [ C I JJ IEEE Conference on Nuclear Science and Space Radiation Effects. Snowbird, UT, 1997:330 - 350.
  • 10GHOSHP P, XIAO E A. 2.5 GHz radiation hard fully self-biased PLL using 0. 25 μm SOS-CM-OS technology [ C]//IEEE International Conference on IC Design and Technology. USA, 2009:121 - 124.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部