期刊文献+

基于AES算法的存储测试系统设计

Design of storage testing system based on AES algorithm
下载PDF
导出
摘要 为了实现对存储测试系统在某些应用场合中数据保密的需求,提出了一种基于AES算法的数据加密系统设计方案,并完成了系统的算法仿真与硬件设计。系统的硬件以Xilinx公司的FPGA为主要芯片,实现数据采集与加密功能。采用VHDL语言来描述AES算法的硬件实现,对AES加密系统的整体结构和各个子模块进行了仿真与优化。从仿真测试结果看,完全能够满足存储测试系统的加密要求,达到了设计要求。 In order to achieve the data encryption requirement of storage testing system, which brings a design of data encryption system based on AES algorithm. The algorithm's simulation and the hardware design of the system are finished. This system's hardware is based on Xilinx's FPGA to realize data acquisition and encryption. The design uses VHDL to realize the AES also- rithm in hardware and simulates every module of algorithm. Seen from the results of the simulation, the design completely meets the system's data encryption demand and achieves the design's requirement.
作者 孙汶 朱平
出处 《电子技术应用》 北大核心 2015年第7期74-76,84,共4页 Application of Electronic Technique
关键词 AES 存储测试 VHDL 加密系统 AES storage testing VHDL encryption system
  • 相关文献

参考文献8

二级参考文献23

  • 1崔建双,李铁克,张文新.对称加密算法Rijndael及其编程实现[J].计算机工程,2004,30(13):89-91. 被引量:10
  • 2林长青,孙胜利.基于FPGA的多路高速数据采集系统[J].电测与仪表,2005,42(5):52-54. 被引量:46
  • 3邓江华,胡志华,牛冀平.AES加密算法的研究与实现[J].微型电脑应用,2005,21(7):15-19. 被引量:9
  • 4王彦,单长虹,韩景瑜.基于FPGA的通用型自动配料控制系统的设计[J].计算机测量与控制,2005,13(9):941-943. 被引量:5
  • 5Xinmiao Z, Parhi, K K. High-speed VLSI architectures for the AES algorithm[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 12(9): 957- 967.
  • 6Truong Q V, Park Juhyun, Kim Youngchul. An FPGA implementation of 30 Gbps security module for GPON systems [C] // Computer and Information Technology, 2008 IEEE International Conference. Sydney: IEEE, 2008: 868-872.
  • 7Lee Jaegon, Woong H, Seonpil K. Top-down implementation of pipelined AES cipher and its verification with FPGA-based simulation accelerator [C]//Proceedings of 6th International Conference on ASIC Shanghai: IEEE, 2005:68- 72.
  • 8Chodowiec P, Khuon P, Gaj K. Fast implementation of secret- key block ciphers using mixed inner-and outer-round pipelining [C]// Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays. Monterey: ACM, 2001: 94-102.
  • 9Hodjat A, Verbauwhede I. A 21. 54 Gbits/s fully pipelined AES processor on FPGA[C]//12th Annual IEEE Symposium on Field-programmable Custom Computing Machines. Los Angeles: IEEE, 2004: 308-309.
  • 10McLoone M, McCanny J V. High performance singlechip FPGA Rijndael algorithm implementation [C] // Proceedings Workshop on Cryptographic Hardware and Embedded Systems. Paris: Springer, 2001: 65-76.

共引文献62

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部