期刊文献+

三维存储器的存储单元形状对其性能的影响

Effect of the Memory Cell Shape of the 3D Flash Memory on Its Performances
下载PDF
导出
摘要 简要介绍了三维存储器出现的背景和几种得到广泛关注的三维存储器;建立模型分析了位成本缩减(BiCS)、垂直堆叠存储阵列(VSAT)和垂直栅型与非闪存阵列(VG-NAND)三种代表性的三维存储器的存储单元的形状对其性能的影响,从理论分析的角度比较了三种存储单元结构对其存储性能的影响;采用Sentaurus软件对三种存储单元的性能进行仿真,从编程/擦除时间、存储窗口和保持性能三个方面比较了三种存储单元结构的存储性能。理论分析结果和仿真结果都一致地表明BiCS结构的圆柱孔形存储单元比其他两种存储单元更有优势。 The background of the 3D memory and several 3D memories obtained widespread concern were introduced.The models of the memory cells of the bit-cost scalable(BiCS),vertical stacked array transistor(VSAT)and vertical gate NAND(VG-NAND)flash memory array were established to analyze the effect of the memory cell shape on the performances of the memory cell.From the angle of the theoretical analysis,the effects of the three kinds of memory cell structures on the memory performances were compared.Finally,the performances of the three kinds of memory cells were simulated by the Sentaurus software.The performances of the three kinds of memory cells were compared from the aspects of the program/erase time,memory window and retention.The results of the theoretical analysis and simulation consistently show that the cylindrical memory cell of the BiCS has more advantages than the other two memory cells.
作者 丰伟 邓宁
出处 《微纳电子技术》 CAS 北大核心 2015年第7期409-413,420,共6页 Micronanoelectronic Technology
基金 国家高技术研究发展计划(863计划)资助项目(2011AA010403)
关键词 三维 与非型闪存 存储器单元 形状 Sentaurus仿真 3D NAND flash memory memory cell shape Sentaurus simulation
  • 相关文献

参考文献12

  • 1JUNG S M,JANG J,CHO W,et al.Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node[C]//Proceedings of International Electron Devices Meeting.San Francisco,CA,USA,2006:1-4.
  • 2LAI E K,LUE H T,HSIAO Y H,et al.A multi-layer stackable thin-film transistor(TFT)NAND-type flash memory[C]//Proceedings of International Electron Devices Meeting.San Francisco,CA,USA,2006:1-4.
  • 3TANAKA H,KIDO M,YAHASHI K,et al.Bit cost scalable technology with punch and plug process for ultra high density flash memory[C]//Proceedings of IEEE Symposium on VLSI Technology.Kyoto,Japan,2007:14-15.
  • 4KATSUMATA R,KITO M,FUKUZUMI Y,et al.Pipeshaped BiCS flash memory with 16 stacked layers and multilevel-cell operation for ultra high density storage devices[C]//Proceedings of Symposium onVLSI Technology.Honolulu,HI,USA,2009:136-137.
  • 5JANG J,KIM H S,CHO W,et al.Vertical cell array using TCAT(terabit cell array transistor)technology for ultra high density NAND flash memory[C]//Proceedings of Symposium on VLSI Technology.Honolulu,HI,USA,2009:192-193.
  • 6KIM W,CHOI S,SUNG J,et al.Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage[C]//Proceedings of Symposium on VLSI Technology.Honolulu,HI,USA,2009:188-189.
  • 7CHANG K P,LUE H T,CHEN C P,et al.Memory architecture of 3D vertical gate(3DVG)NAND flash using plural islandgate SSL decoding method and study of it's program inhibit characteristics[C]//Proceedings of the 4thIEEE International Memory Workshop(IMW).Milan,Italy,2012:1-4.
  • 8CHEN C P,LUE H T,CHANG K P,et al.A highly pitch scalable 3D vertical gate(VG)NAND flash decoded by a novel selfaligned independently controlled double gate(IDG)string select transistor(SSL)[C]//Proceedings of Symposium on VLSI Technology(VLSIT).Honolulu,HI,USA,2012:91-92.
  • 9HUNG C H,LUE H T,CHANG K P,et al.A highly scalable vertical gate(VG)3D NAND flash with robust program disturb immunity using a novel PN diode decoding structure[C]//Proceedings of Symposium onVLSI Technology(VLSIT).Honolulu,HI,USA,2011:68-69.
  • 10KIM J,HONG A J,KIM S M,et al.Novel vertical-stacked-array-transistor(VSAT)for ultra-high-density and cost-effective NAND flash memory devices and SSD(solid state drive)[C]//Proceedings of Symposium on VLSI Technology.Honolulu,HI,USA,2009:186-187.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部