期刊文献+

43GHz低功耗和低相噪VCO设计

Design of a 43 GHz VCO with Low Power Dissipation and Low Phase Noise
下载PDF
导出
摘要 基于0.13μm CMOS工艺,设计了一个43GHz低功耗和低相噪压控振荡器(VCO).通过去除尾电流管及改进偏置电路降低了VCO核的功耗和相噪,改进LC谐振回路设计抑制二次谐波噪声进一步改善了整个VCO的相噪.通过后仿真验证,在0~1.2V调谐电压作用下,所设计VCO的调谐范围为41.36~44.56GHz;在1.2V电源电压下整个VCO核的功耗仅为4.8 mW;在中心频率43GHz频偏1 MHz和10 MHz处的相位噪声分别为-97.5dBc/Hz和-119.5dBc/Hz;在外接50Ω负载的情况下,中心频率43GHz处输出功率为-5dBm. A 43 GHz voltage-controlled oscillator (VCO) with low power consumption and low phase noise has been designed in 0. 13-μm CMOS technology. The dc power consumption of the VCO core is reduced and the phase noise is also improved by removing the tail current source and modifying bias circuit. A modified LC-tank is proposed to suppress the second harmonic noise to further improve the phase noise. The simulated tuning range of the proposed VCO is 41.36~44. 56 GHz when the tuning voltage changes from 0 to 1. 2 V. At a 1.2 V supply, the total dc power dissipation of the VCO core is only 4. 8 mW. At the center frequency of 43 GHz, the simulated phase noises at 1 and 10 MHz offset frequencies are respectively --97. 5 dBc/Hz and --119. 5 dBc/Hz and the simulated output power is --5 dBm with a 50 Ω load.
出处 《微电子学与计算机》 CSCD 北大核心 2015年第7期161-164,共4页 Microelectronics & Computer
基金 国家自然科学基金(61204096 61404094) 中央高校基本科研基金(2042015kf0174 2042014kf0238) 湖北省自然科学基金(2014CFB694) 江苏省自然科学基金(BK20141218) 博士后科学基金(2012T50688)
关键词 CMOS 毫米波 VCO 低功耗 低相噪 CMOS Millimeter wave VCO Low Power Dissipation Low Phase Noise
  • 相关文献

参考文献8

  • 1S L Jang, C Lee. A low voltage and power LC VCO implemented with dynamic threshold voltage MOS- FETS[J]. IEEE Microw Wireless Compon Lett, 2007, 17(5) ~ 376-378.
  • 2F Assaderaghi, S Parke, D Sinitsky, et al. A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation [J ]. IEEE Electron Device Lett, 1994,15 (12) : 510-512.
  • 3Q Liu, Y Zhao, J T Sun, et al. An ultra low power consumption and low phase noise VCO operating in sub-threshold region I-C]//Int Symp Signals, Systems and Electronics. Nanjing, China. IEEE, 2010.. 1-4.
  • 4S Y Lee, J Y ttsieh. Analysis and implementation of a 0. 9-V voltage-controlled oscillator with low phase noise and low power dissipation[J]. IEEE Trans Cir- cuits Syst II. 2008, 55(7) ~624-627.
  • 5B Razavi. Design of analog CMOS integrated circuits [M]. New York, USA.. McGraw-Hill Companies, 2000:217-245.
  • 6L M Li, P Reynaert, M SJ Steyaert. Design and anal- ysis of a 90 nm mm-wave oscillator using inductive-di- vision LC tank rJ]. IEEE J Sol Sta Circ, 2009,44(7).. 1950-1958.
  • 7P L You, T H Huang. A switched inductor topology using a switchable artificial grounded metal guard ring for wide-FTR MMW VCO applications [J ]. IEEE Trans Electron Devices. 2013,60(2) ~ 759-766.
  • 8Q Wu, T Quach, A Mattamana, et al. Design of wide tuning-range ram-wave VCOs using negative capaci- tance[C]// Compound Semiconductor Integrated Cir- cuit Symp. La Jolla, CA..IEEE,2012:I-4.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部