期刊文献+

基于片上网络改进HT模型的测试方法及仿真 被引量:1

Test method and simulation based on improved HT model in NoC
下载PDF
导出
摘要 No C结构规模巨大,内部电路互连非常复杂,No C内部串扰严重影响了片上系统的信号完整性。基于改进HT模型提出一种串扰测试的方法,实验结果表明,在改进的HT模型来中,N根传输线传统串扰测试方法需要测试6N次,而此方法只需要18次,从而有效地减小了开销。基于改进的HT故障种类模型设计了一套基于改进HT模型的测试代码,根据测试代码利用Pspice仿真软件设计了一种测试代码电路,该测试电路是利用16位数据选择器和16进制计数器构成,并对测试电路进行仿真测试,测试结果表明该电路能够满足测试要求并且具有可移植的优点。 As the scale of No C is huge and the interconnection in No C is complex, the crosstalk of No C serious impact on the integrity of signal in No C system. A new test method based on HT model was proposed in this paper for improved HT model with N transmission lines, the test time tradition method is 6N, while the test time of method in paper is 18. The method in paper can largely reduce test times and the cost of resource. A test codes based on improved HT model was designed and a new test circuit for these codes was built in paper. A 16- bit data selector and a 16- bit counter were used to build this circuit. The simulation was done by Pspice and the result showed that the test circuit satisfied the test requirements and had the advantage of portable.
出处 《电子技术应用》 北大核心 2015年第8期40-42,46,共4页 Application of Electronic Technique
基金 国家杰出青年科学基金(50925727) 国防科技计划项目(C1120110004 9140A27020211DZ5102) 教育部科学技术研究重大项目(313018) 安徽省科技计划重点项目(1301022036)
关键词 片上网络 改进HT故障模型 测试次数 串扰 network-on-chip improved HT fault model test times crosstalk
  • 相关文献

参考文献4

二级参考文献22

  • 1沈培福,李华伟.针对线间串扰现象的静态定时分析[J].计算机工程与科学,2005,27(4):25-28. 被引量:2
  • 2张海风.Hyperlynx仿真与PCB设计[M].北京:机械工业出版社,2006:30-37.
  • 3Clayton R.Paul.电磁兼容导论[M].闻映红,译.北京:人民邮电出版社,2007:398-400.
  • 4Wang L X,IEEE Trans Syst,1992年,6期,1414页
  • 5Eric Bogatin.李玉山,李丽平.信号完整性分析[M].北京:电子工业出版社:2005.
  • 6Avant! Corporation.Star-hspice manual[P].2001.
  • 7ZHOU H,WANG D F.Global routing with crosstalk constrains[C]//Proceedings International Conference on Computer Design VLSI in Computers and Processors.San Jose,CA:[s.n.],1996:310-315.
  • 8RAHMAT K,NEVES J,LEE J.Methods for calculating coupling noise in early design:a comparative analysis[C]//Proceedings International Conference on Computer Design VLSI in Computers and Processors.H.Kawaguchi:IEEE Computer Society,1998:76-81.
  • 9CUVIELLO M,DEY S,BAI X,et al.Fault modeling and simulation for crosstalk in system-on-chip interconnects[C]//IEEE/ACM International Conference on Computer-Aided Design.Washington DC:IEEE Computer Society,1999:297-303.
  • 10CAO Y.Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion[J].IEEE Transaction on VLSI Systems,2002,10(6):799-805.

共引文献65

同被引文献28

  • 1HEMANI A,JANTSCH A, KUMAR S,et al.Network on chip:An architecture for billion transistor era[C].In Proceedings of 18th conference of Norchip,2000:1-8.
  • 2Luca Benini,Giovani De Micheli.Networks on Chips:A new SoC paradigm [J]. Computer, 2002,35 ( 1 ) : 70-78.
  • 3CONSTANTIESCU C.Trends and challenges in LSI circuit reliability[J].IEEE Micro, 2003,23(4) : 14-19.
  • 4RADETZKI M, Feng Chaochao,Zhao Xueqian ,et al.Methods for fault tolerance in networks-on-chip.ACM Computing Survey, 2013,46(1).
  • 5FRANTZ A P,KASTENSMIDT F L,CARRO L,et al.Eval- uation of seu and crosstalk effects in network-on-chip switches[C].In proceedings of the Symposium on Integrated Circuits and Systems Design(SBCCI'06),2006.
  • 6SAHA S K.Modeling process variability in scaled CMOS technology.IEEE Design & Test of Computers, 2010,27(2): 8-16.
  • 7FRANTZ A P, KASTENSMIDT F L, CARRO L,et al.Eval- uation of seu and crosstalk effects in network-on-chip switches[C].In proceedings of the Symposium on Integrated Circuits and Systems Design(SBCCI'06), 2006.
  • 8RAIK J, UBAR R, GOVIND V.Test configurations for diag- nosing faulty links in noc switches[C].In Proceedings of the 12th IEEE European Test Symposium(ETS'07),2007:29-34.
  • 9WACHTER E, ERICHSEN A, JURACY L, et al.Runtime fault recovery protocol for NoC-based MPSoCs[C].ISth International Symposium on Quality Electronic Design, 2014 : 132-139.
  • 10WENTZLAFF D, GRIFFIN P, HOFFMANN H, et al.On-chip interconnection architecture of the tile processor[J].IEEE Micro, 2007,27(5) : 15-31.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部