期刊文献+

An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs 被引量:1

An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs
原文传递
导出
摘要 To build an accurate electric model for through-silicon vias (TSVs) in 3D integrated circuits (ICs), a resistance and capacitance (RC) circuit model and related efficient extraction technique are proposed. The circuit model takes both semiconductor and electrostatic effects into account, and is valid for low and medium signal frequencies. The electrostatic capacitances are extracted with a floating random walk based algorithm, and are then combined with the voltage-dependent semiconductor capacitances to form the equivalent circuit. Compared with the method used in Synopsys's Sdevice, which completely simulates the electro/semiconductor effects, the proposed method is more efficient and is able to handle the general TSV layout as well. For several TSV structures, the experimental results validate the accuracy of the proposed method for the frequency range from l0 kHz to 1 GHz. The proposed method demonstrated 47× speedup over the Sdevice for the largest 9-TSV case. To build an accurate electric model for through-silicon vias (TSVs) in 3D integrated circuits (ICs), a resistance and capacitance (RC) circuit model and related efficient extraction technique are proposed. The circuit model takes both semiconductor and electrostatic effects into account, and is valid for low and medium signal frequencies. The electrostatic capacitances are extracted with a floating random walk based algorithm, and are then combined with the voltage-dependent semiconductor capacitances to form the equivalent circuit. Compared with the method used in Synopsys's Sdevice, which completely simulates the electro/semiconductor effects, the proposed method is more efficient and is able to handle the general TSV layout as well. For several TSV structures, the experimental results validate the accuracy of the proposed method for the frequency range from l0 kHz to 1 GHz. The proposed method demonstrated 47× speedup over the Sdevice for the largest 9-TSV case.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第8期150-156,共7页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(No.61422402) the Tsinghua University Initiative Scientific Research Program
关键词 3D IC through silicon via (TSV) parasitic extraction floating random walk algorithm metal-oxide- semiconductor (MOS) capacitance 3D IC through silicon via (TSV) parasitic extraction floating random walk algorithm metal-oxide- semiconductor (MOS) capacitance
  • 相关文献

参考文献12

  • 1Synopsys Inc. Sentaurus device user guide. Ver. A-2008.09. Mountain View, CA, 2008.
  • 2Katti G, Stucchi M, De Meyer K, et al. Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans Electron Devices, 2010, 57(1): 256.
  • 3Liu C, Song T, Cho J, et al. Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC. Proc Design Automation Conference (D AC), 2011:783.
  • 4Savidis I, Friedman E G. Closed-form expressions of 3-D via resistance, inductance, and capacitance. IEEE Trans Electron Devices, 2009, 56(9): 1873.
  • 5Kim D H, Mukhopadhyay S, Lim S K. Fast and accurate analytical modeling of through-silicon-via capacitive coupling. IEEE Trans Components, Packaging and Manufacturing Technology,2011, 1(2): 168.
  • 6Chang Y J, Chuang H H, Lu Y C, et al. Novel crosstalk modeling for multiple through-silicon-vias (TSV) on 3-D IC: experimental validation and application to Faraday cage design. Proc International Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), 2012: 232.
  • 7Peng Y, Petranovic D, Lim S K. Fast and accurate full-chip extraction and optimization of TS V-to-wire coupling. Proc Design Automation Conference (DAC), San Francisco, 2014: 1.
  • 8Yu W, Zhang C, Wang Q, et al. Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier vias. Proc International Conference on Computer-Aided Design (ICCAD), San Jose, 2014: 702.
  • 9Sze S M. Physics of semiconductor devices. New York: Wiley, 1981.
  • 10Yu W, Zhuang H, Zhang C, et al. RWCap: a floating random walk solver for 3-D capacitance extraction of VLSI interconnects. IEEE Trans Computer-Aided Design, 2013, 32: 353.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部