期刊文献+

基于硬件协同的内存完整性保护方法 被引量:1

Memory integrity protection method based on hardware cooperation
下载PDF
导出
摘要 目前针对存储系统的攻击行为层出不穷,已出现多种存储器保护机制,但其大多是在处理器中加入计算部件,需较大空间存储校验数据,这不但增加了处理器负担,存储开销也很大。针对此问题进行了研究,依据协同认证的思想,提出一种附加硬件的内存完整性保护方法 MIPIC,其关键是在内存中加入一种具有计算功能的硬件部件,由处理器与该部件协同完成内存数据完整性校验。将MIPIC与CHTree比较,从存储增益等角度进行了性能分析,从认证方案性能等方面进行了实验模拟。分析和实验证明,MIPIC有更低的计算开销和存储开销。 Recently, the attacks focus on computer storage system are emerging everywhere. Many memory protection mecha- nisms have been proposed, but most of them are joined calculating unit in the processor and need store verification data. These not only increase the computation burden of the processor, but also increase storage overhead. Begin to study for this problem, based on the idea of collaborative certification, this paper proposed a memory integrity protection method of append hardware called MIPIC. The key of the MIPIC was joining a hardware unit to the memory with calculating functions, thus the processor was collaborative with the unit to finish memory data verification. The MIPIC compared with the CHTree, performance analysis was made from the perspective of storage gain, etc. Simulations and experimental simulation were finished from the perspective of verification scheme performance, etc. The performance analysis and experiment show that the MIPIC has lower computation- al overhead and storage overhead.
出处 《计算机应用研究》 CSCD 北大核心 2015年第9期2769-2773,2783,共6页 Application Research of Computers
基金 黑龙江省教育厅科学技术研究项目(12533052) 国家自然科学基金资助项目(61073047)
关键词 存储器 完整性 协同校验 缓冲型哈希树 memory integrity cooperate verification CHTree
  • 相关文献

参考文献17

  • 1Suh D,Clarke B,Gassend M,et al.Efficient memory integrity verification and encryption for secure processors[C]//Proc of the 36th International Symposium on Microarchitecture.2003:339-350.
  • 2Shi W,Lee H H,Ghosh M,et al.High efficiency counter mode security architecture via prediction and precomputation[C]//Proc of the 32nd International Symposium on Computer Architecture.2005:14-24.
  • 3Lee R B,Kwan P C,Mcgregor J P,et al.Architecture for protecting critical secrets in microporcessors[C]//Proc of International Symposium on Computer Architecture.2005:2-13.
  • 4Yan C,Rogers B,Englender D,et al.Improving cost,performance,and security of memory encryption and authentication[C]//Proc of the 33rd Annual International Symposium on Computer Architecture.2006:179-190.
  • 5Huang R,Den D Y,Suh G E.ORTHRUS:efficient software integrity protection on multi-cores[C]//Proc of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems.2010:371-383.
  • 6Lee M,Ahn M,Kim E.I2SEMS:interconnects-independent security enhanced shared memory multiprocessor systems[C]//Proc of International Conference on Parallel Architectures and Compilation Techniques.2007:94-103.
  • 7Rogers B,Yan Chenyu,Chhabra S,et al.Single-level integrity and confidentiality protection for distributed shared memory multiprocessors[C]//Proc of International Symposium on Computer Architecture.2008:161-172.
  • 8Henson M,Taylor S.Memory encryption:a survey of existing techniques[J].ACM Computing Surveys,2014,46(4):1-26.
  • 9Chen Long,Zhang Zhao.MemGuard:a low cost and energy efficient design to support and enhance memory system reliability[C]//Proc of the 41st Annual International Symposium on Computer Architecuture.2014:49-60.
  • 10Lu C,Zhang T,Shi W,et al.M-Tree:a high efficiency security architecture for protecting integrity and privacy of software[J].Journal of Parallel and Distributed Computing,2006,66(9):1116-1128.

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部