期刊文献+

带使能端及保护电路的LDO设计 被引量:4

Design of a LDO with Enable Circuit and Protection Circuits
下载PDF
导出
摘要 设计了一种带有使能端以及保护电路的低压差线性稳压器(LDO)。这种基于传统结构、带有使能端的LDO可在系统电路不工作时被关断,以减小电路功耗。使能信号可由数字模块输出。该LDO带有过流保护、短路保护以及过温保护电路,在过流、过温以及短路时能受到保护,避免电路被损坏。基于CSMC 0.5μm单阱工艺完成电路设计,输入电压为5V,输出电压为3V,最大输出电流为100mA,输出瞬态电压最大变化为4.26mV。 A low-dropout regulator (LDO) with enable circuit and protection circuits was designed based on traditional structures of LDO. The enable circuit could be controlled by the digital circuit and could shut off the LDO when the system did not work, so that the power consumption of the circuit could be reduced. The over- current protection circuit, short circuit protection circuit and thermal protection circuit ensured the stability of the LDO under tough circumstance. The circuit was designed based on CSMC 0. 5 μm single well process. The LDO input voltage was 5 V, the output voltage was 3 V, the maximum output current was 100 mA, and the maximum transient voltage variation was 4.26 mV.
出处 《微电子学》 CAS CSCD 北大核心 2015年第4期449-453,共5页 Microelectronics
基金 北京市教委人文社科面上项目(SM201310772005)
关键词 低压差线性稳压器 使能模块 过流保护 短路保护 过温保护 LDO Enable circuit Over-current protection Short circuit protection Thermal protection
  • 相关文献

参考文献11

  • 1TANTAWY R, BRAUER E. Performance evaluation of CMOS low dropout voltage regulators[C]// 47th IEEE Int Midwest Syrup Circ Syst. Hiroshima, Japan. 2004: 141-144.
  • 2KING B M. Advantages of using PMOS type low- dropout linear regulators in battery applications [J].Ana Applie J, 2000, 2(8) : 16-20.
  • 3BANG S L. Understanding the terms and definitions of LDO voltage regulators [ R]. Texas Instrument Corp. , 1999.
  • 4KUGELATADT T. Fundamental theory of PMOS low-dropout voltage regulators [R]. Texas Instrument Corp, 1999.
  • 5LIN C, FENG Q Y. Design of current limiting circuit in low dropout linear voltage regulator [C] // Asia- Pacific Microwave Conf Proceed. Suzhou, China. 2005 : 4-7.
  • 6闫良海,吴金,庞坚,姚建楠.LDO过流与温度保护电路的分析与设计[J].电子器件,2006,29(1):127-129. 被引量:23
  • 7高俊丽,马玉杰,耿晓勇,后永奇,杨建红.一种两级误差放大器结构的LDO设计[J].电子技术应用,2012,38(12):41-44. 被引量:2
  • 8龚志鹏,鲍小亮,刘焱,周泽坤,张波.带修调的高稳定LDO线性稳压器[J].微电子学,2012,42(3):380-382. 被引量:4
  • 9张提升,江金光,刘经南.基于全反馈的高稳定性LDO线性稳压器[J].微电子学,2011,41(1):34-38. 被引量:3
  • 10PAPPAS I, KAI.ENTERIDIS V, SISKOS S, et al. A complete over-current/short-circuit protection system for low-drop out regulators [C] // IEEE/IFIP 20th Int Conf VLSI-SoC. Santa Cruz, CA, USA. 2012: 303- 306.

二级参考文献28

  • 1CHAVA C K, MARTINEZ J S. A frequency compensation scheme for LDO voltage regulators [J]. IEEE Trans Circ and Syst, 2004, 51(6): 1041-1050.
  • 2LIN H C, WU H H, CHANG T Y. An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement [J]. IEEE Trans Circ and Syst, 2008, 55(9): 853-857.
  • 3OH W, BAKKALOGLU B, WANG C, et al. A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback buffer amplifier [J]. IEEE Trans Circ arid Syst, 2008, 55(10): 3006-3015.
  • 4MILLIKEN R J, SILVA-MARTINEZ J, SANCHEZSINECIO E. Full on-chip CMOS low-dropout voltage regulator [J]. IEEE Trans Circ and Syst, 2007, 54 (9):. 1879-1890.
  • 5BABANEZHAD J N. A rail-to-rail CMOS op amp [J]. IEEE J Sol Sta Circ, 1988, 23(6) : 1414-1417.
  • 6AL-SHYOUKH M, LEE H, PEREZ R. A transientenhanced low-quiescent current low-dropout regulator with buffer impedance attenuation [J]. IEEE J Sol Sta Circ, 2007, 42(8): 1732-1742.
  • 7RINCON-MORA G A, ALLEN P E. A low-voltage, low quiescent current, low drop-out regulator [J]. IEEE J Sol Sta Circ, 1998, 33(1): 36-44.
  • 8WANG J K, JIANG J G, I.I S S, et al. A high sta bility low drop out regulator with fast transient re sponse [C] // IEEE Int Conf Wireless Commun, Networking Inform Security. Beijing, China. 2010: 561-565.
  • 9RAZAVIB.模拟CMOS集成电路设计[M].两安:西安交通大学出版社,2003:384-390.
  • 10GRAY P R. Analysis and design of analog inlegrated circuits [M]. 4th Ed. Beijing: Higher Education Press, 2003: 153-157.

共引文献28

同被引文献18

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部