期刊文献+

抗单粒子翻转的双端口SRAM定时刷新机制研究 被引量:2

Research on Periodical Refresh of SEU-Hardened Dual-Port SRAM
下载PDF
导出
摘要 在空间辐射环境下,存储单元对单粒子翻转的敏感性日益增强。通过比较SRAM的单粒子翻转效应相关加固技术,在传统EDAC技术的基础上,增加少量硬件模块,有效利用双端口SRAM的端口资源,提出了一种新的周期可控定时刷新机制,实现了对存储单元数据的周期性纠错检错。对加固SRAM单元进行分析和仿真,结果表明,在保证存储单元数据被正常存取的前提下,定时刷新机制的引入很大程度地降低了单粒子翻转引起的错误累积效应,有效降低了SRAM出现软错误的概率。 The SEU sensitivity of storage cell increases seriously in the space radiation environment. Compared with the SEU-hardened techniques for SRAM, a new periodical refresh mechanism was proposed in the cost of adding few hardware resources based on EDAC technique, taking advantage of dual-port SRAM. Error detecting and correcting periodically to the storage cell had been realized. Theoretic analysis and simulation results showed that the introduction of periodical refresh on the radiation-hardened SRAM had reduced the probability of soft error due to the accumulation of SEU under the premise of accessing data in the memory cell correctly.
出处 《微电子学》 CAS CSCD 北大核心 2015年第4期512-515,520,共5页 Microelectronics
关键词 双端口SRAM 定时刷新 EDAC 单粒子翻转 辐射加固 Dual-port SRAM Periodical refresh EDAC SEU Radiation hardened
  • 相关文献

参考文献2

二级参考文献14

  • 1Normand E. Single Event Upsets at Ground Level [J]. IEEE Transactions on Nuclear Science, 1996,43 (6) :2742-2750.
  • 2Dodd P E, Massengill L W. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics[J]. IEEE Transactions on Nuclear Science, 2003,50(3) : 583-602.
  • 3Shirvani P P, Saxena N, Mccluskey E J,etal. Software-Implemented EDAC Protection against SEUs [J]. IEEE Transactions on Reliability, 2000,49 ( 3 ) : 273-284.
  • 4Elliott I D, Sayers I L. Implementation of 32-Bit RISC Processor Incorporating Hardware Concurrent Error Detection and Correction [J]. IEE Proceedings of Computers and Digital Techniques , 1990,137 (1) : 88-102.
  • 5Johansson R. Two Error-Detecting and Correcting Circuits for Space Applications [C]//Proceedings of Annual Symposium on Fault Tolerant Computing. Sendai : IEEE Press, 1996 : 436-439.
  • 6Kaher H,Barth J,Dilorenzo J,et al. A 50 ns 16 MB DRAM with a 10 ns Data Rate[C]//IEEE 37th International Solid-State Circuits Conference, Digest of Technical Papers. San Francisco: IEEE Press, 1990: 232-303.
  • 7Hentschke R, Marques F, Lima F,et al. Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy[ C ]/ / Proceedings of Symposium on Integrated Circuits and Systems Design. Porto Alegre: IEEE Press, 2002 : 95-100.
  • 8Saleh A M,Serrano J J,Patel J H. Reliability of Scrubbing Recovery-Techniques for Memory Systems [J]. IEEE Transactions on Reliability,1990,39(1) :114-122.
  • 9Goodman R M, Sayano M. The Reliability of Semiconductor RAM Memories with On-Chip Error-Correction Coding[J]. IEEE Transactions on Information Theory, 1991,37(3) : 884-896.
  • 10Radaelli D, Puchner H,Wong S,et al. Investigation of Multi-Bit Upsets in a 150 nm Technology SRAM Device [J]. IEEE Transactions on Nuclear Science, 2005,52(6) : 2433-2437.

共引文献6

同被引文献10

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部