期刊文献+

电路软差错率评估综述 被引量:2

Survey on Circuit Soft Error Rate Evaluation
下载PDF
导出
摘要 综述了近10年来软差错影响下的电路可靠性分析方法,主要从系统结构级、寄存器传输级、门级、电路级4个抽象层次进行了分析,在每个抽象层次上再依据方法属性进行了分类比较.结果表明,多数情况下,基于的抽象层次越高,时间开销越小而准确度越低;不同属性的方法中模型解析法更简易可行,而故障模拟方法更贴合实际. A survey of reliability analysis methods on soft error of recent ten years is conducted, which is expected to be helpful to future research. During the comprehensive methods introduction, they are categorized into architecture -level, register-transfer-level ( RTL ), gate -level and circuit-level, and are compared according to method property in each level. In conclusion, it is found that in most cases, the higher the base abstract level is, the less the time overhead is and the lower accuracy is, and among methods with different property, the analytical method is maneuverable, while the fault simulation method is closer to actual issue.
出处 《上海电力学院学报》 CAS 2015年第4期369-375,共7页 Journal of Shanghai University of Electric Power
基金 上海电力学院人才启动基金项目(K-2013-017)
关键词 可靠性分析 电路级 门级 系统结构级 reliability analysis circuit level gate level architecture level
  • 相关文献

参考文献4

二级参考文献75

  • 1Kim J S, Nicopoulos C, Vijakrishnan N, et al. A probabilistic model for soft-error rate estimation in combinational logic[A]. Proc. of the 1 st Int' l Workshop on Probabilistic Analysis Techniques for Real Time and Embedded Systems, Pisa[C]. New York: Elsevier, 2034.25 - 31.
  • 2Asadi G, Tahoori M B. An analytical approach for soft error rate estimation in digital circuits[ A]. IEEE Int. Symp. on Circuits and Systems, Kobe [ C ]. Hoboken: John Wiley & Sons, 2005.2991 - 2994.
  • 3Krishnaswamy S, Viamontes G F, Markov I L, et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A]. Proc. of the Design, Automation and Test in Europe Conference and Exhibition, Munich[C ]. New York: ACM Society, 2005.282 - 287.
  • 4Parker K P and McCluskey E J. Probabilistic treatment of general combinational networks [J]. IEEE Trans on Computers, 1975,24(6) :668 - 670.
  • 5Parker K P and McCluskey E J. Analysis of logic circuits with faults using input signal probabilities[ J]. IEEE Trans on Computers, 1975,24(5) : 573 - 578.
  • 6Ogus R C. The probability of a correct output from a combinational circuit [ J ]. IEEE Trails on Computers, 1975,24 (5) : 534 - 544.
  • 7Zarandi H R, Miremadi S G, Ejlali A R. Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models[ A]. Proc. of the 18th IEEE Int'l Symp. on Defect and Fault-Tolerance in VLSI Systems, Boston[ C]. Washington De: IEEE Computer Society,2003.485 - 492.
  • 8Leveugle R., Cimonnet:D. ,Ammari A. System-Level Dependability Analysis with RT-Level Fault Injection Accuracy[ A]. 19th IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, Cannes, France, 2004 [ C ]. Los Alamitos, California: IEEE Computer Society,2004.451 - 458.
  • 9Koren I. Signal reliability of combinational and sequential circuits[A].Proc.of the 7th Int'l Symp. on Fault-Tolerant Computing,Los Angeles[C]. Washington DC: IEEE Computer Society, 1977.162 - 167.
  • 10Kwek K H and Tohma Y. Signal reliability evaluation of self-checking circuits[A] .Proc. of the 10th Int'l Syrup. on Fault- Tolerant Computing, Kyoto[C]. Washington DC: IEEE Computer Society, 1980.257 - 262.

共引文献53

同被引文献3

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部