期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

密码多核处理器互联结构研究与设计 被引量：1

Research on topological structure in cryptogrammic MCP
下载PDF
导出
摘要 为了提高多任务密码算法硬件实现的高效性,对密码算法的多核处理特征及多核互连结构设计基本定律——Amdahl定律进行了研究,提出了密码多核处理器的结构模型,并针对影响多核系统处理性能的参数进行了模拟及分析。基于分析结果,对通用多核处理器中常用的2D-Mesh互联结构进行了优化设计,并给出了优化方案的硬件实现。最后基于VCS仿真平台对设计方案进行了仿真验证。验证结果表明,相比于传统2D-Mesh结构,本方案具有较低的核间信息传递延迟,证明了改进方案的合理性。 In order to improve the efficiency of implementing processing and the basic law about the multi-core connective multi-task cryptographic algorithms, the characteristic of multi-core structure the law of Amdahl is analyzed in this paper. Then the structure model of multi-core processing is proposed, and the simulation and analysis of the parameters on affecting the performance of multi-core processing is implemented. The improced connective structure of 2D-Mesh and the implementation are provided based on the result. Finally the work efficiency of the improved scheme is verified by the simulation tool of VCS. The result shows that the plan can effectively accelerate the speed of message passing in multi-core system compared to the conventional structure of 2D-Mesh, proving the rationality of the improvement programs.
作者 徐金甫 陈帆 冯晓 李伟
机构地区 解放军信息工程大学
出处 《电子技术应用》 北大核心 2015年第9期51-54,59,共5页 Application of Electronic Technique
关键词 多核处理器 密码处理器 结构模型 互联结构 muhicore processor crypto-processor structure model connective structure
分类号 TN40 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献11

  • 1张晓丰,樊启华,程红斌.密码算法研究[J].计算机技术与发展,2006,16(2):179-180. 被引量：20
  • 2HENNESSY J L,PATI'ERSON D A.Computer architecture: a quantitative approach[M].Elsevier, 2012.
  • 3YU Z,YOU K,X1AO R,et al.An 800 MHz 320 mW 16- core processor with message-passing and shared-memory inter-core communication mechanisms[C].Solid-State Cir- cuits Conference Digest of Technical Papers(ISSCC),2012 IEEE International, 2012 : 64-66.
  • 4KHANYILE N P,TAPAMO J R, DUBE E.An analytic model for predicting the performance of distributed applica- tions on muhicore clusters[J].IAENG International Journal of Computer Science, 2012.
  • 5AMDAI-IL G M.Validity of the single processor approach to achieving large scale computing capabilities [C ]. Proceedings of spring joint computer conference.ACM, 1967:483-485.
  • 6陈书明,陈胜刚,尹亚明.Amdahl定律在层次化片上多核处理器中的扩展[J].计算机研究与发展,2012,49(1):83-92. 被引量：7
  • 7HILL M D,MARTY M R.Amdahl's law in the multicore era[J].Computer, 2008(7) : 33-38.
  • 8BOSSUET L, GRAND M, GASPAR L, et al.Architectures of flexible symmetric key crypto engines-a survey :From hardware coprocessor to muhi-crypto-processor system on chip[J].ACM Computing Surveys(CSUR), 2013,45 (4) : 41.
  • 9BLAKE G,DRESL1NSKI R G,MUDGE T.A survey of muhicore processors[J].Signal Processing Magazine,IEEE, 2009,26(6) : 26-37.
  • 10李文石,姚宗宝.基于阿姆达尔定律和兰特法则计算多核架构的加速比[J].电子学报,2012,40(2):230-234. 被引量：11

二级参考文献35

  • 1Agarwal A. Tiled multicore processors: The four stages of reality [keynote][C] //Proc of the 40th Annual IEEE/ACM Int Symp on Microarchitecture (MICRO'07). Los Alamitos, CA: IEEE Computer Society, 2008.
  • 2Sankaralingam K, Nagarajan R, Gratz P, et al. The distributed microarehitecture of the TRIPS prototype processor [C] //Proc of the 39th Int Symp on Microarch tecture (MICRO06). Los Alamitos, CA:IEEE Computer Society, 2006:480-491.
  • 3Taylor M B, Lee W. Miller J, et al. Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams [C]//Proc of Int Symp on Computer Arehitecture(ISCA04). New York: ACM, 2004:2-13.
  • 4Butts M. Synchronization through communication in a massively parallel processor array [J]. IEEE Micro, 2007, 27(5) : 32-40.
  • 5Das R, Eachempati S, Mishra A K, et al. Design and evaluation of a hierarchical on chip interconnect for next generation CMPs [C] //Proe of IEEE 15th Int Symp on High Performance Computer Architecture (HPCA'09). Los Alamitos, CA: IEEE Computer Society, 2009: 175-186.
  • 6Balfour J, Dally W J. Design tradeoffs for tiled CMP on chip networks [C] //Proc of the 20th Annual Int Conf on Supercomputing(ICS'06). New York: ACM, 2006:187-198.
  • 7Bourduas S, Zilic Z. A hybrid ring/mesh interconnect of network-on-chip using hierarchical rings for global routing [C] //Proc of the 1st Int Symp on Networks-on Chips (NOCS'07). Los Alamitos, CA= IEEE Computer Society, 2007, 195-204.
  • 8Horowitz M, Dally W. How scaling will change processor architecture [C] //Proc of IEEE Int Solid-State Circuits Conf (ISSCC'04). Piscataway, NJ: IEEE, 2004:132-133.
  • 9Lu Z. Design and analysis of on-chip communication for network-on-chip platforms [D]. Stockholm: Department of Electronic Systems, Royal Institute of Technology (KTH), 2007.
  • 10Raghunathan V, Srivastava M B, Gupta R K. A survey of techniques for energy efficient on-chip communication [C] // Proc of the 40th Annual Design Automation Conf (DAC'03). New York: ACM, 2003 : 900-905.

共引文献34

同被引文献9

引证文献1

电子技术应用
2015年 第9期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部