期刊文献+

一种基于比特流文件的鲁棒芯核水印算法 被引量:1

Robust IP watermarking algorithm based on bitfile
下载PDF
导出
摘要 数字芯核可复用技术是缩短芯片设计周期和降低芯片设计成本的关键,然而这种技术在芯核知识产权保护的实际应用中往往容易受到非法攻击者的攻击威胁,提出一种基于比特流文件的鲁棒芯核水印算法,该算法主要通过随机序列来确定水印信息嵌入空闲LUT的位置,利用比特流文件中LUT的信息表来分散的隐藏不同的水印信息;当水印信息需要进行提取时,可以利用FPGA中可重构的特点,将水印信息依次从FPGA的LUT位置中重构提取出来。从Virtex XCV600-6bg432平台上的验证结果表明,在保证整个芯核水印电路逻辑功能不受影响的前提下,该方法相比其他的方法具有鲁棒性较强以及(资源)开销较低等优点。 IP(Intellectual Property)reuse is a critical technology for shortening design cycle and reducing design cost of the chip. However, it is easily attacked by illegal users in real-world IP protection. In this paper, a robust IP watermarking algorithm based on bitfile is proposed. The random sequence is generated for determining positions of unused LUTs,which are used to insert watermarks. The information for LUTs in bitfile are scattered for insertion of different watermarks. Once the watermark extraction is activated, it can use the reconfiguration of FPGA(Field Programmable Gate Array)and extract watermarks in corresponding LUTs in order. The experimental results on Virtex XCV600-6bg432 show that the proposed algorithm has no impact on logic function of IP circuit and is superior in strengthened robustness and has low(resource)overhead by comparing with other algorithms.
出处 《计算机工程与应用》 CSCD 北大核心 2015年第17期88-91,123,共5页 Computer Engineering and Applications
基金 国家973计划子项目(No.2012CB315805) 国家自然科学基金(No.61202462 No.61173167) 湖南省自然科学基金(No.13JJ3091)
关键词 芯核复用技术 现场可编程门阵列(FPGA) 查找表 芯核水印 Intellectual Property(IP)reuse Field Programmable Gate Array(FPGA) Look Up Table(LUT) Intellectual Property(IP)watermarking
  • 相关文献

参考文献15

  • 1Chang H, Cook L.Surviving the SOC revolution: a guide to platform-based design[M].Norwel, MA: Kluwer Aca- demic Publishers, 1999.
  • 2李东晓,郑伟,张明.IP芯核水印技术研究进展[J].电路与系统学报,2007,12(4):85-92. 被引量:5
  • 3Liang Wei, Zhang Dafang, You Zhiqiang, et al.A survey of techniques for VLSI IP protection[J].Information Tech- nology Journal,2013,12(12) :2324-2332.
  • 4Long Jing,Liang Wei,Xu Jianbo.An FPGA-based distrib- uted IP watermarking method[C]//Proceedings of 2011 International Conference on Electronical & Machanical Engineering,2011 : 1715-1717.
  • 5Xu Jianbo, Long Jing, Liang Wei.A DFA-based distributed IP watermarking method using data compression tech- nique[J].Journal of Convergence Information Technology, 2011,6(8)-152-160.
  • 6Schmid M, Ziener D, Teich J.Netlist-level IP protection by watermarking for LUT-based FPGAs[C]//Proc of IEEE International Conference on Field-Programmable Technology, 2008:209-216.
  • 7Lach J, Mangione-Smith W H, Potkonjak M.Signature hiding techniques for FPGA intellectual property protec- tion[C]//IEEE/ACM International Conference on Computer- Aided Design, 1998: 186-189.
  • 8Ziener D, Baueregger F, Teich J.Using the power side channel of FPGAs for communication[C]//Proceedings of the 2010 18th IEEE Annual International Sympo- sium on Field-Programmable Custom Computing Machines. Washington DC : IEEE Computer Society, 2010: 237-244.
  • 9陆健峰,王朔中.基于时间约束的FPGA数字水印[J].电子与信息学报,2004,26(12):1882-1887. 被引量:1
  • 10苗胜,戴冠中,慕德俊,李美峰.基于FPGA的IP核水印保护方法[J].微电子学与计算机,2007,24(3):30-33. 被引量:6

二级参考文献58

  • 1曹莉,朱晓青,王曦.一种新的扩频音频水印算法[J].微电子学与计算机,2005,22(1):81-84. 被引量:6
  • 2[1]Petitcolas F A P, Anderson R J, Kuhn M G. Information hiding - A survey. Proc. IEEE, 1999,87(7): 1062-1078.
  • 3[2]Hartung F, Kutter M. Multimedia watermarking techniques. Proc. IEEE, 1999, 87(7): 1079-1107.
  • 4[3]Lach J, Mangione-Smith W H, Potkonjak M. Signature hiding techniques for FPGA intellectual property protection. International Conference on Computer-Aided Design, San Jose, CA, USA,1998: 186-189.
  • 5[4]Kahng A B, et al.. Watermarking techniques for intellectual property protection. Design Automation Conference, San Francico, California, USA, 1998: 776-781.
  • 6[5]Lach J, Mangione-Smith W H, Potkonjak M. Fingerprinting digital circuits on programmable hardware. International Workshop on Information Hiding, Portland, Oregon, USA, 1998: 16-31.
  • 7[6]Lach J, Mangione-Smith W H, Potkonjak M. Fingerprinting techniques for field programmable gate array intellectual property protection. IEEE Trans. on Computer-Aided Design, 2001,20(10): 1253-1261.
  • 8[7]Lach J, Mangione-Smith W H, Potkonjak M. Robust FPGA intellectual property protection through multiple small watermarks. Design Automation Conference, New Orleans, LA, USA,1999: 831-836.
  • 9[8]Lach J, Mangione-Smith W H, Potkonjak M. Enhanced intellectual property protection for digital circuits on programmable hardware, International Workshop on Information Hiding, Dresden,Germany, 1999: 286-301.
  • 10[9]Kahng A B, et al.. Constraint-based watermarking techniques for design IP protection. IEEE Trans. on Computer-Aided Design, 2001, 20(10): 1236-1252.

共引文献8

同被引文献13

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部