期刊文献+

基于CORDIC算法快速计算DFT的FPGA实现方法 被引量:2

FPGA Implementation for Fast Computation of DFT Based on CORDIC Algorithm
下载PDF
导出
摘要 DFT计算常用于信号处理中求频谱值,针对利用FPGA中的NIOSⅡ直接进行DFT计算完成速度慢和查表法占用存储资源大的问题,采用CORDIC算法提高正余弦函数及平方根运算的计算效率,进而实现DFT的快速计算。在分析DFT和CORDIC算法的基础上,重点分析CORDIC算法在正余弦函数及平方根运算中的应用方法,给出DFT计算的实现流程,并利用FPGA EP3C55F484C8N芯片予以实现。通过QuartusⅡ进行时序仿真,结果表明给出的设计方法在不占用存储资源的情况下计算精度较高,运算速度快。 DFT computing is commonly used in signal processing for the value of the frequency spec- trum, because the calculation speed of DFT is slow in NIOS II of FPGA and a large amount of memory units are necessary when the look-up table method is used, so in order to realize fast DFT, the CORDIC algorithm is used in improving the computational efficiency of the sine function, cosine function and square root. Based on the analysis of DFT and the CORDIC algorithm, the application method of CORDIC algorithm is analyzed, then the DFT calculation is exhibited and realized using FPGA architecture, results of timing simulation by Quartus II show that the method could achieve high accuracy and fast calculation speed without the use of memory resources.
机构地区 后勤工程学院
出处 《信息工程大学学报》 2015年第4期437-442,共6页 Journal of Information Engineering University
基金 国家自然科学基金资助项目(61271449 61302175) 重庆市自然科学基金资助项目(CSTC2011BA2015 CSTC2012jj A40006)
关键词 DFT CORDIC算法 正余弦函数 FPGA DFT CORDIC algorithm sine and cosine function field programmable gate array( FPGA )
  • 相关文献

参考文献10

二级参考文献27

  • 1林瑶.使用VHDL语言中几个常见问题的探讨[J].微计算机信息,2004,20(9):136-137. 被引量:6
  • 2丁智泉,张红雨.高速浮点FFT处理器的FPGA实现[J].四川理工学院学报(自然科学版),2006,19(1):60-63. 被引量:8
  • 3何羚,张鑫,王健,宋仁清.基于定点DSP的高性能FFT谱估计[J].电子科技大学学报,2006,35(2):145-148. 被引量:10
  • 4Ray Andraka. A Survey of CORDIC algorithm for FPGA based computers[J]. Andraka Consulting Group, Inc 1998 ACM.
  • 5J E Volder. The CORDIC trigonometric computing technique[ M]. IRE Transactions on Computers, Sept. 1959, C - 8:330 -334.
  • 6Gray A, Srinivasan M, Simon M, et al. Flexible all-digital receiver for bandwidth efficient modulations. JPL Publication 96-365, Jet Propulsion Laboratory, Pasadena, California.
  • 7Sadr R, Shah B and Hinedi S. Application of muhirate digital filter banks to wideband all-digital phase-locked loops design. TDA Progress Report 42-111, November 15, 1992.
  • 8Yeh Wenchang, Jen Cheinwei. High-speed and low-power split-radix FFT[ J]. IEEE Trans. Signal Processing,2003, 51(3) : 864-874.
  • 9Sadr R, Vaidyanathen P P, Raphaeli D, et al. Parallel digital modem using multirate digital filter banks. JPL Publication 94-20, Jet Propulsion Laboratory, Pasadena, California, August, 1994.
  • 10Vaidyanathan P P. Multirate systems and filter banks. Englewood Cli s, New Jersey : Prentice-Hall, Inc. , 1993.

共引文献49

同被引文献22

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部