期刊文献+

基于 SVA 的跨时钟域协议验证方法 被引量:2

A Clock Domain Crossing Protocol Verification Method Based on System Verilog Assertions
下载PDF
导出
摘要 现代SoC设计不可避免会遇到跨时钟域的问题,分析了五种常用典型跨时钟域同步电路和各常用典型同步电路的协议,针对跨时钟域电路难以验证的问题,提出了基于SystemVerilog断言的跨时钟域协议验证方法.通过采用SystemVerilog断言定义各常用典型跨时钟域电路的协议,使得跨时钟域同步电路的传输协议在功能仿真中得到验证.仿真结果表明此方法能够完成跨时钟域电路协议验证. Modern SoC design deals with the issue of CDC inevitably.The five kinds of typical CDC synchronization circuit in common use and their protocols are discussed in detail.A SystemVerilog Assertions based CDC protocol verification method is presented to meet the verification challenge of CDC.The method adopts System Verilog Assertions to define the protocols of the five CDC synchronization circuits,which makes the transfer protocols of the CDC synchronization circuits verified in the functional simulation.The results of simulation show that the method is suitable to do CDC protocol verification.
出处 《微电子学与计算机》 CSCD 北大核心 2015年第9期23-27,32,共6页 Microelectronics & Computer
基金 国家自然科学基金(U1333120) 中央高校基本科研基金(3122014D046)
关键词 亚稳态 跨时钟域 协议验证 断言 Metastability CDC Protocol Verification SVA
  • 相关文献

参考文献8

二级参考文献34

  • 1孙华锦,高德远,樊晓桠,张盛兵.32位微处理器总线接口部件的设计[J].西北工业大学学报,2004,22(3):370-374. 被引量:2
  • 2[4]SystemVerilog语法手册,《IEEE Standard for SystemVerilog-Unified Hardware Design,Specification,and Verification Language》.
  • 3[5]《SYSTEMVERILOG FOR VERIFICATION》,CHRIS SPEAR,Synopsys,Inc.
  • 4夏宇闻.Verilog数字系统设计教程,2001
  • 5Clifford E.Simulation and synthesis techniques for asynchronous FIFO design.SNUG San Jose,2001
  • 6William J Dally,John W Poulton.Digital systems engineering,Cambridge University Press,1998:468
  • 7BJERREGAARD T, MAHADEVAN S. A survey of research and prac-tices of network-on-chip[J]. ACM Computing Surveys, 2006, 38(1 ): 1-51.
  • 8SALEH R, WILTON S, MIRABBASI S, et al. System-on-chip: reuse and integration[J]. Proceedings of the IEEE, 2006,94(6): 1050-1069.
  • 9TEEHAN P, GREENSTREET M, LEMIEUX G. A survey and tax- onomy of GALS design styles[J]. IEEE Design and Test of Computers 2007, 24(5): 418-428.
  • 10DIKE C, BURTON E. Miller and noise effects in a synchronizing flip-flop[J]. 1EEE Journal of Solid-State Circuits, 1999, 34(6):849-855.

共引文献60

同被引文献6

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部