期刊文献+

基于HLS的SURF特征提取硬件加速单元设计与实现 被引量:9

Design and Implementation of Hardware Accelerator for SURF Detection Based on HLS
下载PDF
导出
摘要 SURF算法广泛用于目标检测、跟踪和匹配等视频图像处理领域,但其计算复杂度高,在通用CPU上计算速度慢、实时性差,但SURF特征提取算法具备良好的可并行性.因此,根据现场可编程门阵列(FPGA)支持细粒度并行的特点,基于HLS(High-level Synthesis)设计并实现了适合FPGA的SURF特征提取硬件加速单元.实验结果表明,相比通用CPU,基于FPGA的SURF特征提取加速效果明显;相比HDL方式,基于HLS设计算法开发效率高、可移植性好. SURF (Speeded up robust features ) detection is used extensively in object detection,tracking and matching.However, it is computationally expensive and has poor real-time performance in general-purposed processors.Fortunately,SURF detection has high parallelism to be exploited.In this paper,hardware accelerator of SURF detection is implemented based on HLS to be executed on FPGAs.Experimental results show that SURF detection on FPGAs is much faster than that on CPUs.Furthermore,HLS is more productive and with better portability than traditional HDLs.
出处 《微电子学与计算机》 CSCD 北大核心 2015年第9期133-137,143,共6页 Microelectronics & Computer
基金 国家自然科学基金(61170121) 高等学校学科创新引智计划(B12018)
关键词 SURF特征提取 FPGA HLS 可移植性 FPGA HLS SURF detection Portability
  • 相关文献

参考文献7

  • 1Bay H, Tuytelaars T, Van Cool L. Surf: speeded up robust features[M]//Computer Vision - ECCV 2006. Springer Berlin Heidelberg, 2006: 404-417.
  • 2仝如强,黄玉清,田瑞娟.SURF算法及其对运动目标的检测跟踪效果[J].西南科技大学学报,2011,26(3):63-67. 被引量:13
  • 3Lowe D G. Distinctive image features from scale-invar- iant keypoints, cascade ltering approach [ J]. IJCV 2004(60) : 91-110.
  • 4Xilinx, Xilinx Vivado Design Suite[EB/OL3. [2014-11-013. Available. http://www, xilinx eom/products/designtools/ vivado/.
  • 5郭丰收.Xilinx FPGA/Zynq设计中使用HLS实现OpenCV的开发流程[J].电子产品世界,2014,21(2):50-52. 被引量:12
  • 6Xilinx Zynq-7000 SoC[EB/OL]. [2014-11-01]. http://www. xilinx com/products/silicon-devices/soc/zynq-7000/index. html.
  • 7Xilinx, Xilinx vivado design suite tutorial: high-level syn- thesis[EB/OL]. [2014-11-01]. Available.-http://www. xil- inn com/Support/tation/User Guide.

二级参考文献2

共引文献23

同被引文献47

  • 1赵勋杰,李成金.双目立体实时测距系统的关键技术研究[J].激光与红外,2006,36(9):874-877. 被引量:19
  • 2Accelerating Open CV applications with Zynq using Vivado HLS video libraries(XAPP1167)[Z].
  • 3Bradski G,Kaebler A.Learning Open CV.ISBN 978-7-302-20993-5[Z].
  • 4Implementing memory structure for video processing inthe Vivado HLS tool(XAPP793)[Z].
  • 5Gonzalez R C.Wood R E.Digital Image Processing,3rded.ISBN978-7-121-11008-5[Z].
  • 6Martin G, Smith G, High-level synthesis: past, pres- ent, and futnre[J]. IEEE Design and Test of Comput- ers,2009,26(4) :18-25.
  • 7Altera. Implementing FPGA design with the openCL standard [EB/OL]. [2015-11-15]. http: //www. al tera. com/en _ US/pdfs/literature/wp/wp-01173- opencl, pdf.
  • 8Conger C, George A D, Gordon Ross A. Design framework for partial run-Time FPGA reconfiguration [C]// 2008 International Conference on Engineerring of Reconfigurable Systems & Algorithms. Las Vegas, Nevada, USA, 2008.
  • 9Nvidia What is gpu computing[EB/OL]. [2015-11- 19]. http:// www. nvidia, com/object/what-is-gpu- computing, html.
  • 10Xilinx. Vivado design suite user guide: partial recon figuration [EB/OL]. [2015-11-27]. http://www, xil inx. com/support/documentation/sw _ manuals/xil inx2015_3/ug909-vivado-partial reconfiguration, pdf.

引证文献9

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部