期刊文献+

Effect of post oxidation annealing in nitric oxide on interface properties of 4H-SiC/SiO_2 after high temperature oxidation 被引量:1

Effect of post oxidation annealing in nitric oxide on interface properties of 4H-SiC/SiO_2 after high temperature oxidation
原文传递
导出
摘要 The interface properties of 4H-SiC metal oxide semiconductor (MOS) capacitors with post-oxidation annealing (POA) in nitric oxide (NO) ambient after high temperature (1300 ℃) oxidation have been investigated using capacitance-voltage (C V) measurements. The experimental results show that the interface states density (Dit) can be obviously decreased by the POA in NO ambient (NO-POA) and further reduced with increasing POA temperature and time. In the meantime significant reduction of the interface states density and oxidation time can be achieved at the higher thermal oxidation temperature, which results in the better oxide MOS characteristics and lower production costs. The dependence of Dit on POA temperature and time has been also discussed in detail. The interface properties of 4H-SiC metal oxide semiconductor (MOS) capacitors with post-oxidation annealing (POA) in nitric oxide (NO) ambient after high temperature (1300 ℃) oxidation have been investigated using capacitance-voltage (C V) measurements. The experimental results show that the interface states density (Dit) can be obviously decreased by the POA in NO ambient (NO-POA) and further reduced with increasing POA temperature and time. In the meantime significant reduction of the interface states density and oxidation time can be achieved at the higher thermal oxidation temperature, which results in the better oxide MOS characteristics and lower production costs. The dependence of Dit on POA temperature and time has been also discussed in detail.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第9期58-61,共4页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(No.61234006) the State Grid of China(No.sgri-wd-71-14-003)
关键词 C-V characteristics 4H-SiC MOS post-oxidation annealing SiC/SiO2 C-V characteristics 4H-SiC MOS post-oxidation annealing SiC/SiO2
  • 相关文献

参考文献1

二级参考文献52

  • 1Bergman P, Zirath H, Rorsman N, et al. Optimization of SiC MESFET for high power and high frequency applications. Mater Sci Forum, 2011, 629-632:679.
  • 2Lee Y S, Jeong Y H. Applications of GaN HEMTs and SiC MESFETs in high efficiency class-E power amplifier design for WCDMA applications. IEEE MTT-S International, 2007:1099.
  • 3Neudeck P G. SiC technology. In: Chen W K, ed. The VLSI hand- book the electrical engineering hand book series. Florida: CRC Press and IEEE Press, 2000:6.
  • 4Sriram S, Ward A, Henning J, et al. SiC MESFETs for high- frequency applications. MRS Bulletin, 2005, 30(4): 308.
  • 5Jenny J R, Malta D P, Muller S G, et al. High-purity semi- insulating 4H-SiC for microwave device applications. J Electron Mater, 2003, 32(5): 432.
  • 6Mitchel W C, Perrin R, Goldstein J, et al. Fermi level control and deep levels in semi-insulating 4H-SiC. J Appl Phys, 1999, 86(9): 5040.
  • 7Carter Jr, Calvin H, Brady M, et al. Semi-insulating silicon car- bide without vanadium domination. US Patent, No. 6218680, April 2001.
  • 8Zhang A P, Rowland L B, Kaminsky E B, et al. Influ- ence of 4H-SiC semi-insulating substrate purity on SiC metal- semiconductor field-effect transistor performance. J Electron Mater, 2003, 32(5): 437.
  • 9Son N T, Carlsson P, Gallstrom A, et al. Deep levels and carrier compensation in V-doped semi-insulating 4H-SiC. Appl Phys Lett, 2007, 91(20): 202111.
  • 10Mitehel W C, Mitchell W D, Smith H E, et al. Compensation mechanism in high purity semi-insulating 4H-SiC. J Appl Phys, 2007, 101(5): 053716.

共引文献2

同被引文献3

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部