An extremely low power voltage reference with high PSRR for power-aware ASICs

An extremely low power voltage reference with high PSRR for power-aware ASICs

导出

摘要 An extremely low power voltage reference without resistors is presented for power-aware ASICs. In order to reduce the power dissipation, an Oguey current reference source is used to reduce the static current; a cascode current mirror is used to increase the power supply rejection ratio （PSRR） and reduce the line sensitivity of the circuit. The voltage reference is fabricated in SMIC 0.18μm CMOS process. The measured results for the voltage reference demonstrate that the temperature coefficient of the voltage is 66 ppm/℃ in a range from 25 to 100 ℃. The line sensitivity is 0.9% in a supply voltage range of 1.8 to 3,3 V, and PSRR is -49 dB at 100 Hz. The power dissipation is 200 nW. The chip area is 0.01 mm2. The circuit can be used as an elementary circuit block for power-aware ASICs. An extremely low power voltage reference without resistors is presented for power-aware ASICs. In order to reduce the power dissipation, an Oguey current reference source is used to reduce the static current; a cascode current mirror is used to increase the power supply rejection ratio （PSRR） and reduce the line sensitivity of the circuit. The voltage reference is fabricated in SMIC 0.18μm CMOS process. The measured results for the voltage reference demonstrate that the temperature coefficient of the voltage is 66 ppm/℃ in a range from 25 to 100 ℃. The line sensitivity is 0.9% in a supply voltage range of 1.8 to 3,3 V, and PSRR is -49 dB at 100 Hz. The power dissipation is 200 nW. The chip area is 0.01 mm2. The circuit can be used as an elementary circuit block for power-aware ASICs.

作者段吉海邓东宇徐卫林韦保林

机构地区 Guangxi Key Laboratory of Precision Navigation Technology and Application

出处《Journal of Semiconductors》 EI CAS CSCD 2015年第9期131-135,共5页 半导体学报（英文版）

基金 Project supported by the National Natural Science Foundation of China(Nos.61161003,61264001,61166004) the Guangxi Natural Science Foundation(No.2013GXNSFAA019333)

关键词 ASICS extremely low power dissipation high power supply rejection ratio voltage reference source ASICs extremely low power dissipation high power supply rejection ratio voltage reference source

分类号 TN432 [电子电信—微电子学与固体电子学]

引文网络
相关文献

参考文献17

1Ueno K, Hirose T, Asai T, et al. CMOS smart sensor for monitor- ing the quality of perishables. IEEE J Solid-State Circuits, 2007, 42(4): 798.
2Chandrakasan A P, Daly D C, Kwong J, et al. Next generation micro-power systems. IEEE Symposium on VLSI Circuits, 2008: 2.
3Leung K N, Mok P K T. A sub-1-V 15-ppm/C CMOS bandgapvoltage reference without requiring low threshold voltage device. IEEE J Solid-State Circuits, 2002, 37(4): 526.
4Kai S, Min G, Huaibin Q, et al. A multiple transistor combina- tion low-voltage curvature-corrected bandgap reference. Journal of Semiconductors, 2013, 34(6): 065010.
5Andreou C M, Koudounas S, Georgiou J. A novel wide- temperature-range, 3.9 ppm/C CMOS bandgap reference circuit. IEEE J Solid-State Circuits, 2012, 47(2): 574.
6Zhou Z, Zhu P S, Shi Y, et al. A CMOS voltage reference based on mutual compensation of Vtn and Vtp. IEEE Trans Circuits Syst II: Express Briefs, 2012, 59(6): 341.
7Acharya V, Banerjee B. A supply insensitive resistor-less bandgap reference with buffered output. IEEE Dallas Circuits and Systems Workshop (DCAS), 2010:1.
8Osaki Y, Hirose T, Kuroki N, et al. 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap refer- ence circuits for nanowatt CMOS LSIs. IEEE J Solid-State Cir- cuits, 2013, 48(6): 1530.
9Hirose T, Ueno K, Kuroki N, et al. A CMOS bandgap and sub- bandgap voltage reference circuits for nanowatt power LSIs. IEEE Asian Solid State Circuits Conference (A-SSCC), 2010:1.
10Buck A E, McDonald C L, Lewis S H, et al. A CMOS bandgap reference without resistors. IEEE J Solid-State Circuits, 2002,37(1): 81.

1JIANG Mei,LI Yongquan,YANG Zhi.A 3.9ppm/℃ 8.8nW and High PSRR Subthreshold CMOS Multiple Voltage Reference[J].Chinese Journal of Electronics,2017,26(1):101-105.
2李琨,滕建辅,余长亮,黄建尧.Tunable current mirror and its application in LNA[J].Journal of Semiconductors,2009,30(12):123-127.
3王洪来,张小兴,戴宇杰,吕英杰,Toshimasa Matsuoka,Wang Jun,Kenji Taniguchi.A low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs[J].Journal of Semiconductors,2011,32(8):118-121. 被引量：5
4Gary Meyers.ESL综合解决方案提高DSP的设计效率,推动ASICS与FPGA器件发展[J].今日电子,2008(1):66-68.
5TI负电压LDO为200毫安应用提供更高的PSRR[J].电子测试（新电子）,2004(3):104-105.
6Lu Shen Ning Ning Qi Yu Yan Luo Chun-Sheng Li.New Curvature-Compensated CMOS Bandgap Voltage Reference[J].Journal of Electronic Science and Technology of China,2007,5(4):370-373. 被引量：4
7Jamshid Sangirov,Ikechi Augustine Ukaegbu,Gulomjon Sangirov,Tae-Woo Lee,Hyo-Hoon Park.Power-aware transceiver design for half-duplex bidirectional chip-to-chip optical interconnects[J].Journal of Semiconductors,2013,34(12):60-65.
8辛彻.自振荡三电平D类放大器[J].无线电与电视,2009(7):48-54.
9SLL技术减少视频监控延时[J].中国公共安全,2008,0(15):34-34.
10林嵩,冯全源.一种分高低压供电的低压差线性稳压器的设计[J].电子元件与材料,2014,33(12):61-64. 被引量：1

Journal of Semiconductors

2015年第9期

浏览历史

内容加载中请稍等...

An extremely low power voltage reference with high PSRR for power-aware ASICs

参考文献17

相关作者

相关机构

相关主题

浏览历史