期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

A current-mode DAC unit circuit with smooth transition

A current-mode DAC unit circuit with smooth transition
原文传递
导出
摘要 The digital-to-analogue converter （DAC） plays a significant role in modern electronic systems, and current-mode DACs are widely used due to their excellent properties. However, the non-ideal transition at switching instants of the unit circuit will directly affect the performance of the current-mode DAC. The parasitic effects resulting in non-ideal transition are analyzed in this paper. A simple structure unit circuit is proposed to diminish the non-ideal transition. The simulation results show that the parasitic effects are suppressed effectively, and a smoother output transition is achieved. The feasibility of the proposed current-mode DAC unit circuit is verified by the application in a frequency jitter circuit. The digital-to-analogue converter （DAC） plays a significant role in modern electronic systems, and current-mode DACs are widely used due to their excellent properties. However, the non-ideal transition at switching instants of the unit circuit will directly affect the performance of the current-mode DAC. The parasitic effects resulting in non-ideal transition are analyzed in this paper. A simple structure unit circuit is proposed to diminish the non-ideal transition. The simulation results show that the parasitic effects are suppressed effectively, and a smoother output transition is achieved. The feasibility of the proposed current-mode DAC unit circuit is verified by the application in a frequency jitter circuit.
作者 叶益迭 夏银水
机构地区 Faculty of Electrical Engineering and Computer Science
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第7期134-139,共6页 半导体学报（英文版）
基金 Project supported by the National Natural Science Foundation of China(No.61401243) the Scientific Research Foundation of Ningbo University,China(No.xkl1331)
关键词 current-mode DAC unit circuit non-ideal transition parasitic effects suppression current-mode DAC unit circuit non-ideal transition parasitic effects suppression
分类号 TN792 [电子电信—电路与系统]
  • 相关文献

参考文献12

  • 1Lin C H, van der Goes F, Westra J, et al. A 12 bit 2.9 GS/s DAC with IM3< -60 dBc beyond 1 GHz in 65 nm CMOS. IEEE J Solid-State Circuits, 2009, 44( 12): 3285.
  • 2Yseng W H, Fan C W, Wu J T. a 12b 1.25 GS/s DAC in 90 nm CMOS with >70 dB SFDR up to 500 MHz. IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2011 : 192.
  • 3Lin W, Kuo T. A 12 b 1.6 GS/s 4(1 mW DAC in 40 nm CMOS with > 70 dB SFDR over entire Nyquist bandwidth. 1EEE In- ternational Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2013:474.
  • 4Li Yanming, Lai Xinquan, Yuan Bing, et ah An on-chip soft-start circuit for DC-DC switching regulators. Journal of Semiconduc- tors, 2008, 29(6): 1210.
  • 5Dong Lingling, Ye Yidie, He Lenian. A novel PWM controller IC for LED driver with frequency spread. Power and Energy En- gineering Conference (APPEEC), 2010:1.
  • 6De Wit P, Gielen G. Complementary DAC topology Ibr reduced output impedance dependency and improved dynamic perfor- mance. Electron Lett, 2012, 48(17): 1039.
  • 7Chou F, Hung C. A compact 12-bit DAC with novel bias scheme. IEICE Electronics Express, 2014, 11 (17): 20140572.
  • 8Xu Ning, Li Fule, Zhang Chun, et al. An IP-oriented 11-bit 160 MS/s 2-channel current-steering DAC. Journal of Semiconduc- tors, 2014, 35(12): 125011.
  • 9Liu Maliang, Zhu Zhangming, Yang Yintang. A high-SFDR 14- bit 500 MS/s current-steering D/A converter in 0.18 #m CMOS. IEEE Trans Very Large Scale Integration (VLSI) Systems, 2015, PP(99): 1.
  • 10Aboobacker H, Krishna A R, Jayachandran R. Design, imple- mentation and comparison of 8 bit 100 MHz current steeringDacs. International Journal of Engineering Research and Appli- cations, 2013, 3(4): 881.
Journal of Semiconductors
2015年 第7期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部