期刊文献+

基于指令的数字信号处理器验证 被引量:1

Digital Signal Processor Verification Based on Instructions
下载PDF
导出
摘要 针对数字信号处理器设计中因相关引发的故障,提出一种基于指令的验证方法。结合处理器的体系结构特点给出处理器表示矩阵,并利用该矩阵,根据所使用的功能单元对指令进行划分。在同一个划分内,指令使用相同的功能单元,对这些指令进行两两组合,生成验证指令序列。考虑测试的可观测性给出观测方法,从理论上证明该方法可以完备覆盖到所有数据相关故障。设计验证指令生成系统自动生成验证指令序列,针对DSPC-01处理器进行实验,并与流片后的测试结果比较分析,结果验证了该方法的有效性。 To detect faults brought up by related problem during Digital Signal Processor(DSP) design, a method is presented in this paper. It analyzes the architecture of DSP and constructs its Processor Representation Matrix ( PRM). Each block contains instructions that use same function units. Any two instructions in one block are selected to combine an instructions slice. All these slices combine the verification instructions sets. To observe the result of instructions, an observe method is presented. At the end, it cites that these instructions sets can cover all faults due to data relation in theory. At the same time,it designs a verification instruction generation system to generate instruction set and applies these instructions to DSPC-01 as stimulus. Silicon verification result shows that this method is effective.
出处 《计算机工程》 CAS CSCD 北大核心 2015年第9期97-102,共6页 Computer Engineering
关键词 验证 数字信号处理器 数据相关 指令生成 覆盖率 自动生成 verification Digital Signal Processor ( DSP ) data relation instruction generation coverage automaticgeneration
  • 相关文献

参考文献12

  • 1Gltikler T,Bitterlich S, Meyr H. DSP Core Verification Using Automatic Test Case Generation E C ]//Procee- dings of IEEE International Conference on Acoustics, Speech, and Signal Processing. Washington D. C. , USA : IEEE Press ,2000:3271-3274.
  • 2Habibi T,Tahar S, Ghazel A. Formal Modelling of the ADSP-2100 Processor Using HOL I C ]//Proceedings of IEEE Canadian Conference on Electrical & Computer Engineering. Washington D. C., USA: IEEE Press, 2002:614-619.
  • 3Habibi T, Tahar S, Ghazel A. Formal Verication of a DSP Chip Using an Iterative Approach E C ]//Pro- ceedings of Euromicro Symposium on Digital System Design. Washington D. C. , USA : IEEE Press, 2002 : 12 - 19.
  • 4Habibi T,Tahar S, Ghazel A. Formal Verication of the ADS-2100 Processor Using the HOL Theorem Prover[ Z]. 2002.
  • 5Akbarpour B, Tahar S. An Approach for the Formal Verication of DSP Designs Using Theorem Proving[J]. IEEE Transactions on CAD of Integrated Circuits and Systems,2006,25 (8) : 1441-1457.
  • 6龚令侃,王玉艳,章建雄.基于验证库的微处理器指令集验证方法[J].计算机工程,2009,35(3):86-88. 被引量:1
  • 7Guo Qi, Chen Tianshi, Shen Haihua, et al. Empirical Design Bugs Prediction for Verification [ C ]// Proceedings of Design, Automation & Test in Europe Conference & Exhibition. Washington D. C. , USA : IEEE Press ,2011 : 1 - 6.
  • 8Kim H, Wills D S, Wills L M. Reducing Operand Communication Overhead Using Instruction Clustering for Multimedia Application E C ]//Proceedings of the 7 th IEEE International Symposium on Mulitimedia. Washington D. C. , USA : IEEE Press ,2005.
  • 9Brahme D,Abraham J A. Functional Testing of Micro- processors[ J]. IEEE Transactions on Computer, 1984, C-33:475 -485.
  • 10Salama A E, Ali A K, Talkhan E A. Functional Testing of Pipelined Processors : J 1. Computers and Digital Techniques, IEE Proceedings, 1996,143 ( 5 ) -318 -324.

二级参考文献3

  • 1张珩,沈海华.龙芯2号微处理器的功能验证[J].计算机研究与发展,2006,43(6):974-979. 被引量:26
  • 2Adir A. Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification[J]. Design & Test of Computers, 2004, 21(2): 84-93.
  • 3Utamaphehai N, Blanton R D, Shen J R A Buffer-oriented Methodology for Microarchitecture Validation[J]. The Journal of Electronic Testing, 2000, 16( 112): 49-65.

同被引文献3

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部