期刊文献+

面向共享资源冲突的SoC并发时钟调度管理 被引量:2

SoC Concurrent Clock Scheduling Management Oriented to Shared Resource Conflict
下载PDF
导出
摘要 片上系统(SoC)的多任务并发性使得总线和主存等共享资源的竞争日趋频繁,如何在满足系统峰值功耗需求的同时减少资源冲突带来的功耗损失是系统级时钟管理的难点。为此,提出一种SoC系统级时钟调度管理方法,在不影响系统性能的前提下,根据各计算单元在共享资源上的竞争概率,计算各单元由于竞争冲突导致的等待时间,进而在已知任务截止时间的前提下,分析各个任务的实际有效工作时间,通过软件调配各计算单元时钟频率调度共享资源的访问,实现系统在满足峰值功率约束下的总功耗最优化。实验结果表明,该方法可降低3.3%~38.2%的SoC系统总功耗。 System on Chip(SoC) multi-task concurrency leads to more frequent competitions on shared resources like bus and main memory. How to reduce the power consumption caused by resource conflicts while meeting peak power requirements of the system has become a major challenge on system-level clock management. In this paper, a system-level SoC clock scheduling management method is proposed to achieve optimal total power consumption under the peak power constraint. Without any impact on system performance, it calculates the waiting time of each unit caused by resource conflicts according to their competition probabilities on shared resources, and further analyzes the effective working time of each task as the finishing time of tasks is known. The optimization target is then reached by using software to deploy the clock frequency of each unit to schedule shared resource access. Experimental results show that total power consumption can be reduced from 3.3% to 38.2% with this method.
出处 《计算机工程》 CAS CSCD 北大核心 2015年第9期108-114,119,共8页 Computer Engineering
基金 国家自然科学基金资助项目(61100074) 中央高校基本科研业务费专项基金资助项目(2013QNA5008) 国家科技重大专项基金资助项目(2009ZX01030-001-002)
关键词 片上系统 功耗优化 时钟调度 共享资源冲突 冲突时间 冲突概率 System on Chip ( SoC ) power consumption optimization clock scheduling shared resource conflict conflict time conflict probability
  • 相关文献

参考文献13

  • 1Watanabe R, Kondo M, Nakamura H, et al. Power Reduction of Chip Multi-processors Using Shared Resource Control Cooperating with DVFS I C 1// Proceedings of the 25th International Conference on Computer Design. Washington D. C. ,USA :IEEE Press, 2007:615-622.
  • 2Takagi N, Sasaki H, Kondo M, et al. Cooperative Shared Resource Access Control for Low-power Chip Multiprocessorsl C]//Proceedings of the 14th ACM/ IEEE International Symposium on Low Power Electronics and Design. New York, USA: ACM Press, 2009 : 177-182.
  • 3Weiser M,Welch B, Demer S A, et al. Scheduling for Reduced CPU Energy [ C]//Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation. New York, USA: USENIX, 1996: 449-471.
  • 4Zhuravlev S, Saez J C, Blagodurov S, et al. Survey of Energy-cognizant Scheduling Techniques [ J 1. IEEE Transactions on Parallel and Distributed Systems, 2013, 24( 7 ) : 1447-1464.
  • 5Chandrakasan A P, Sheng S, Brodersen R W. Low-power CMOS Digital Design [ J ]. IEEE Journal of Solid-state Circuits, 1992,27 ( 4 ) :473-484.
  • 6Zhu D,Melhem R,Childers B. Scheduling with Dynamic Voltage/speed Adjustment Using Slack Reclamation in Multiprocessor Real-time Systems [ J ]. IEEE Transac- tions on Parallel and Distributed Systems, 2003,14 ( 7 ) : 686-700.
  • 7Yao F,Demers A, Shenker S. A Scheduling Model for Reduced CPU Energy [ C ]//Proceedings of the 36th Annual Symposium on Foundations of Computer Science. Washington D. C. , USA : IEEE Press, 1995:374- 382.
  • 8Ishihara T, Yasuura H. Voltage Scheduling Problem for Dynamically Variable Voltage Processors [ C ]//Pro- ceedings of International Symposium on Low Power Electronics and Design. Washington D. C. , USA: IEEE Press, 1998 : 197-202.
  • 9潘赞.CK-CPU嵌人式系统开发教程[M].北京:科学出版社,2011.
  • 10CK610 Introduction [ EB/OL ]. [ 2014-08-15 ] www. c-sky, com/product, php? typeid = 103.

同被引文献23

引证文献2

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部