期刊文献+

魂芯DSP的编译器设计与优化 被引量:8

Compiler Design and Optimization for BWDSP
下载PDF
导出
摘要 魂芯DSP是一款字寻址的、分簇结构的、支持SIMD的VLIW处理器.介绍了基于开源编译器基础设施open64开发魂芯编译器的关键技术,包括地址寄存器的优化处理、综合多种启发因子的指令分簇、分簇架构下的寄存器分配和指令调度.介绍了魂芯DSP编译器的体系结构优化关键技术,包括基于依赖分析的向量化、高效指令的使用和零开销循环的识别.并总结开发经验,给出了基于开源编译基础设施开发编译器的若干注意点. BWDSP is a word addressed VLIW DSP supporting clustering and SIMD.Based on open source compiling infrastructure open64 ,key technologies of compiler are developed for BWDSP which consist of optimized processing of address register, instruction clustering combined multi-heuristic factors, register allocation and instruction scheduling on clustering architecture. The key optimization technologies of BWDSP compiler on its hardware architecture include vectorization based on dependence analysis, application of effective instruction and recognization of zero overhead loop. Some general attention points for compiler development based on open source compiler infrastructure are presented after the development experience on BWDSP compiler is summarized.
出处 《电子学报》 EI CAS CSCD 北大核心 2015年第8期1656-1661,共6页 Acta Electronica Sinica
基金 国家核高基重大专项(No.2012ZX01034001-001
关键词 地址寄存器 分簇 向量化 零开销循环 address register clustering vectorization zero overhead loop
  • 相关文献

参考文献14

  • 1Lin M, et al. Retargeting the open64 compiler to powerpcproce ssor [A]. IEEE International Conference on Embedded Software and Systems Symposia, 2008 [ C] .Washington, DC: mEE Corn-puter Society,2008. 152 - 157.
  • 2Malholra V. Open64 compiler [ A/OL ]. http://www - vlsi. stanford, edu/smart memories/protected/ meetings/sum- mer2003/Open64Compiler, pdf, 2003.
  • 3De S K, Dasgupta A, Kushwaha S, et al. Development of an ef- ficientDSP compiler based on open64 [ A ]. HSU Wei-Chung. Open64 Workshop at 2008 ACM International Symposium on Code Generation and Optimization[ C]. New York: Association for Computing Machinery, 2008.1 - 11.
  • 4郑启龙,卢世贤,洪兴勇,陈元,夏霏.DSP分块内存和多AGU的编译指示优化[J].小型微型计算机系统,2012,33(3):582-586. 被引量:3
  • 5雷一鸣,洪一,徐云,姜海涛.一种基于寄存器压力的VLIWDSP分簇算法[J].计算机应用,2010,30(1):274-276. 被引量:9
  • 6Ju R, Chan S, Chow F,et al. Open Research Compiler (ORC) : Beyond Version 1.0 [A/OL]. http://ipf-orc, sourceforge, net/ ORC-PACT02-tutorial. pdf. 2002.
  • 7Wu C,Lian R, Zlaang J,et al.An overview of the open research compiler[ A]. 17th International Languages and Compilers for High Performance Computing Workshop, LCPC 2004 [ C ]. Berlin Heidelberg: Springer, 2005.17 - 31.
  • 8Lin Y C, Tang C L, Wu C J,et al. Compiler supports and opti- mizations for PAC VLIW DSP processors[ A]. 18th Internation- al Languages and Compilers for High Performance Computing Workshop, 2005 [C]. Berlin Heidelberg: Springer, 2006. 466 - 474.
  • 9Nuzman D, Rosen I, Zaks A. Autovectofization of interleaved data for SIMD[ A] . Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementa- tion[ C] . New York: Association for Computing Machinery, 2006. 132 - 143.
  • 10Allen R, Kennedy K. Optimizing Compilers for Modem Archi- tectures[ M]. San Francisco: Morgan Kaufmann, 2002.

二级参考文献22

  • 1DESOLI G. Instruction assignment for clustered VLIW DSP compilers: A new approach[ EB/OL]. [ 2009 - 06 - 20]. http://www. hpl. hp. com/techreports/98/HPL-98-13, pdf.
  • 2LAPINSKII V, JACOME M F, VECIANA G A. Cluster assignment for high performance embedded VLIW processors[ J]. ACM Transactions on Design Automation of Electronic Systems, 2002, 7(3) : 430 - 454.
  • 3HWU W W. The IMPACT Research Group[ EB/OL]. [ 2009 - 03 - 15]. http://impact, crhc. illinois, edu/.
  • 4RAU B R. Iterative modulo scheduling: An algorithm for software pipelining loops[ C]//Proceedings of the 27th International Symposium on Microarchitecture. New York: ACM, 1994:63 - 74.
  • 5CHOW F. Register allocation by priority-based coloring[ J]. ACM SIGPLAN Notices, 1984, 19(6) : 222 -232.
  • 6PHILIP B. Gibbons Efficient instruction scheduling for a pipelined architecture[ J]. ACM SIGPLAN Notices, 1986, 21 (7) : 11 - 16.
  • 7The Institute for Integrated Signal Processing Systems . DSPstone [ EB/OL]. [ 2009 -03 -20]. http://www, ert. rwth-aaehen, de/ Projekte/Tools/DSPSTONE/dspstone htmt.
  • 8Stewart J. An investigation of SIMD instruction sets. University of Ballarat School of Information Technology and Mathematical Sciences, 2005. http://noisymime.org/blogimages/SIMD.pdf.
  • 9Nuzman D, Rosen I, Zaks A. Auto-Vectorization of interleaved data for SIMD, In: Proc. of the ACM SIGPLAN Conf. on Programming Language Design and Implementation. Ottawa: ACM Press, 2006. 132-143. [doi: 10.1145/1133981.1133996].
  • 10Zheng WM, Tang ZZ. Compiler Archtecture. Beijing: Tsinghua University Press, 1998 (in Chinese).

共引文献20

同被引文献30

引证文献8

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部