7Chien - Nan,Jimmy Liu,I - Ling Chen,et al. A design- for - verification technique for functional pattern re- duction [ J ]. Design & Test of Computers IEEE,2003, 20(2) :48 -55.
8Synopsys, Inc. 2005 Verification Seminar - - FindingMore Bugs Faster with Proven Verification Methodolo- gies[ N]. March 2005:220 -227.
9D. Bittruf,Y. Tanurhan. A survey for hardware emula-tors[ R ]. Tec. Rep, ESPRIT Basic Research Project, 1994, No. 8135:132 - 138.
10J. Bauer, M. Bershteyn, I. Kaplan, et al. A Reconfigu-rable Logic Machine for Fast Event - Driven Simula- tion [ C ]. Design Automation Conference, June 1998 : 47 - 55.
