期刊文献+

一种加入动态补偿电路的快速响应LDO设计 被引量:10

Design of a Fast Response LDO with the Dynamic Compensation Circuit
下载PDF
导出
摘要 当输入电压或者负载电流变化时低压差线性稳压器(LDO)系统稳定性是其研究热点和设计难点。针对这一问题,设计了一款加入动态补偿电路的快速响应LDO,这种新颖的LDO结构能有效改善在不同负载电流或者输入电压下系统的稳定性能。其适用电压范围为4.5~16.0 V,输出电压5.0 V,具有低功耗、带宽宽等特性。使用Hspice软件对设计的LDO进行了仿真验证,在典型工艺角下,负载电流经100 m A/μs突变时,输出电压突变量最大为105 m V,响应恢复时间平均约2.1μs。环路特性仿真结果表明,该LDO带宽为4.9 MHz,3 d B带宽为3.5MHz,相位裕度为约76°,且片内补偿电容仅0.3 p F。 The system stability of the low dropout regulator( LDO) is the hotspot and design challenge when the input voltage or the load current changes. To solve this problem,a fast response LDO with the dynamic compensation circuit was designed. The performance and stability of the system can be effectively improved by this novel LDO structure under different load currents or input voltages. The LDO has low power consumption and wide bandwidth with applicable input voltages ranging from 4. 5 V to16. 0 V and output voltage of 5. 0 V. The LDO was simulated and verificated with Hspice software. The results show that the maximum output voltage step of this LDO is 105 m V at a load step of 100 m A / μs under the typical process,while the average response and recovery time is about 2. 1 μs. The results of the LDO loop characteristics simulation show the a loop bandwidth of 4. 9 MHz,a 3 d B loop bandwidth of 3. 5 MHz and a phase margin of about 76° with the chip compensation capacitor of 0. 3 p F.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第10期739-743,共5页 Semiconductor Technology
基金 国家自然科学基金项目(61271090) 四川省科技支撑计划项目资助(2015GZ0103)
关键词 电源管理 快速响应LDO 瞬态响应 宽带宽 动态补偿 power management fast response LDO transient response wide bandwidth dynamic compensation
  • 相关文献

参考文献9

二级参考文献21

  • 1赖凡.低压差电压调节器技术发展动态[J].微电子学,2004,34(4):411-417. 被引量:10
  • 2周松明,高明伦,杨盛光,蒋召宇,李丽,何书专.低压差(LDO)线性稳压器结构的改进[J].电子测量技术,2006,29(3):146-147. 被引量:1
  • 3陈东坡,何乐年,严晓浪.一种低静态电流、高稳定性的LDO线性稳压器[J].电子与信息学报,2006,28(8):1526-1529. 被引量:25
  • 4RINCON-MORA G A,AI1EN P E. A low-voltage low-quiescent current low-dropout regulator[J]. IEEEJournal of Solid-State Circuits, 1998,33( 1 ) :36 - 44.
  • 5A1-SHYOUKH M, LEE H, PEREZ R. A transient-enhanced low-quiescent current low-dropoutregulator with buffer impedance attenuation[J]. IEEE Journal of Solid-State Circuits, 2007,42(8) : 1732 - 1742.
  • 6RINCON-MORA G A. Analog IC Desing with low-dropout regulator[ M]. New York, USA:TheMcGraw-Hill Companies, 2009:265 -277.
  • 7LIU Z M, FU Z Q, HUANG L, et al. A 1.8 V LDO voltage regulator with fold back current limit and thermalprotection [J]. Journal of Semiconductors, 2009, 30(8).
  • 8李瑞萱.片上3.3V到1.8V的LDO线性稳压器的设计[D].哈尔滨:哈尔滨工业大学,2009:33-36.
  • 9ALLENPE,HOLBERGDR.CMOS模拟集成电路设计[M].第二版.北京:电子工业出版社,2005:300-468.
  • 10LEUNG K N, MOK P K T. A capacitor-free CMOS low-dropout regulator with damping-factor-control fre- quency compensation [J]. IEEE J Sol Sta Circ, 2003, 38(10) : 1691-1702.

共引文献23

同被引文献41

引证文献10

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部