期刊文献+

UM-BUS总线及接入式体系结构 被引量:7

UM-BUS and a Plug and Play Architecture
下载PDF
导出
摘要 本文针对航天航空等领域综合电子系统在小型化、一体化设计及信息综合利用等方面的需求,提出一种可动态重构的高速串行通信总线(UM--BUS),采用N(≤32)通道并发传输,通信速率可达6.4Gbps,采用总线型拓扑结构,最大通信距离40m,支持最多30个节点直接互连,具有远程存储访问能力,采用命令应答式协议提供QoS与实时性保证;通过并发通道相互冗余与动态重构,在允许50%性能降低的情况下,能够对N/2通道故障动态容错.在UM-BUS总线基础上,本文提出一种新型的"接入式"体系结构模型,在不改变系统逻辑结构的前提下,能够突破机箱结构限制,将逻辑功能分散嵌入到控制测量对象内部,实现功能模块"接入即用",使得综合电子系统一体化设计成为可能. According to the demands of miniaturization,integrated design and comprehensive information utilization for inte-grated electronic system in aviation and aerospace field,this paper presents the UM-BUS.It is a high-speed,dynamic reconfigurable serial bus with N(≤ 32)concurrent lanes of mutual redundant structure available,and the maximum communication rate of 6.4Gbps.UM-BUS is formed by general bus-topology structure where up to 30 nodes can be connected directly to provide the capa-bility of remote memory accessing with maximum communication distance of up to 40m.UM-BUS uses command/response protocol to attain QoS and real-time guarantee.In the case of allowing 50% reduced performance,any fault in N/2 lanes can be tolerant by reconfiguring the mutual redundant concurrent lanes automatically.On the basis of UM-BUS,this paper put forward a new architec-ture of embedded systems.This access type architecture is geared to the needs of embedded system control and measurement appli-cations.It does not change the logic architecture of embedded system,but this access architecture can break the structural constraints of embedded systems’chassis.It can accomplish a plug and play of the functional module by means of dispersing the logic functions to the interior of the control measurement object.By using this architecture,the integration designing of integrated electronic systems is possible to complete.
出处 《电子学报》 EI CAS CSCD 北大核心 2015年第9期1776-1785,共10页 Acta Electronica Sinica
基金 国家自然科学基金(No.61170009) 北京市自然科学基金(No.4132016) 北京市属高等学校创新团队建设与教师职业发展计划 北京市教委科技基地建设项目
关键词 综合电子系统 冗余容错 高速总线 动态重构 “接入式”体系结构 UM-BUS integrated electronic system fault tolerance high-speed bus dynamic reconfigurafion plug and play architecture UM-BUS
  • 相关文献

参考文献12

  • 1Jesus B, Femando R, Francisco M, et al. A comprehensive inte- gration infraslrucmre for embedded system design [J]. Micro- processors and Microsystems, 2012,36(5 ) : 383 - 392.
  • 2Zhou Z D, Liu Q, Ai Q, et al. Intelligent monitoring and diag- nosis for modem mechanical equipment based on the integration of embedded technology and FBGS technology [ J]. Journal of the International Measurement Confederation, 2011,44 ( 9 ) : 1499 - 1511.
  • 3王九龙.卫星综合电子系统现状和发展建议[J].航天器工程,2007,16(5):68-73. 被引量:18
  • 4朱红,李立,黄普明.星载海量遥感数据的低缓存高速传输[J].电子学报,2013,41(10):2016-2020. 被引量:5
  • 5TI. Introduction to M-LVDS ( TIA/EIA-899 ) [ R]. TI: Applica- lion Report SLLA108,2002.
  • 6RapidlO Trade Association. RapidlOTM Interconnect Specifica- tion Part 1 : Input/Output Logical Specification. Rev. 2,1 [ S ].
  • 7ECSS-E-ST-50-12C, Space Engineering SpaceWire Links, Nodes,Routers and Networks[ S].
  • 8PCI Express 3.0 Base Specification Revision 3.0[ S ].
  • 9IEEE Std 1394-2008 (revision of IEEE, Std 1394- 1995 ), IEEE Standard for a High-perfomance Serial Bus-redline[S].
  • 10MIL-STD-1553B .Military Standard Aircraft Internal Time Di-vision Command/Response Multiplex Data BUS[ S].

二级参考文献36

共引文献34

同被引文献26

引证文献7

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部