期刊文献+

一种低功耗同步BUCK芯片的过零检测电路设计 被引量:7

Design of a zero- crossing detection circuit for low- power synchronous BUCK converter
下载PDF
导出
摘要 同步BUCK芯片在轻载模式下会产生因电感电流倒灌而产生的额外功耗。针对这一问题,设计了一款过零检测电路。该电路采用两个不同电压门限采集技术,并对门限进行温度补偿,有效限制了电感电流的倒灌;同时设计了边沿隐匿电路,避免电路切换时引起的误触发。该过零检测电路基于0.25μm BCD工艺设计,利用HSPICE仿真验证。当系统温度在-40℃~120℃变化时,负阈值电压容差仅为0.2 m V,实现了高精度的过零检测,且静态功耗极低。 The synchronous BUCK converter will generate additional power loss caused by the reverse inductor current in the light load mode. A zero-crossing detection circuit was designed for this problem. By using two different thresholds acquisition technology, with the temperature compensation for the threshold,the current backward flowing is avoided;Edge occult circuit is also designed to avoid false triggering at svdtching moment.The zero-crossing detection circuit is designed based on 0.25μm BCD process,and car- fled on HSPICE.The simulation result shows that the negative threshold tolerance is only 0.2 mV when the system temperature vari- ous from -40℃to 120 ℃, and the static power consumeption is very low.
出处 《电子技术应用》 北大核心 2015年第11期118-120,131,共4页 Application of Electronic Technique
基金 国家自然科学基金项目(61271090) 四川省科技支撑计划项目(2015GZ0103)
关键词 BUCK变换器 轻载模式 过零检测 不连续导通模式 BUCK converter light load mode zero-cross detection DCM
  • 相关文献

参考文献8

二级参考文献19

  • 1郭家荣,孟祥瑞,周耀.DC-DC开关电源管理芯片的设计[J].微计算机信息,2005,21(1):152-153. 被引量:30
  • 2王红义,来新泉,李玉山,张乔珍,陈富吉.一种新颖的BUCK型DC-DC芯片的抗振铃电路[J].电子学报,2006,34(2):361-364. 被引量:7
  • 3Anthony John Stratakos.High-efficiency low-voltage DC-DC conversion for portable applications[D].Doctor's Thesis,University of California at Berkeley,1998.
  • 4Midya P,Greuel M,Krein P.Sensorless current mode control-an observer technique for DC-DC converter[-J].IEEE Trans Industrial Electronics,2001,16(7):522-526.
  • 5Linear Technology.LTC3401 Datasheet.http:// www.linear,com.
  • 6Prodic A,Maksimovic D.Digital PWM controller and current estimator for a low-power switching converter[J].Proc the 7th Workshop on Computer in Power Electronics,2000,7:123-128.
  • 7Behzad Razavi.Design of Analog CMOS Integrated Circuits[M].McGraw-Hill Companies,Inc,2001.
  • 8Lakshmikumar K R,Hadaway R A,Copeland M A.Characterization and modeling of mismatch in MOS transistors for precision analog design[J].IEEE Journal of Solid-state Circuits,1986,SC-21 (6):532-537.
  • 9Paul R. Gray, PAUL J. HURST, STEPHEN H. LEWIS et al. Analysis and Design of Analog Integrated Circuits [M]. 4th ed. USA: JOHN WILEY, 2001.
  • 10Yee H.P., Sawahata S.. A balanced review of synchronous rectitiers in DC/DC converters [J] APEC, 1999. p.582 - 588.

共引文献23

同被引文献27

引证文献7

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部