期刊文献+

基于CNFET的三值逐次逼近ADC设计

Design of Ternary SAR ADC Based on CNFET
下载PDF
导出
摘要 模数转换器(Analog-to-Digital Converter,ADC)是片上集成系统的关键部件,通过对逐次逼近逻辑电路和三值逻辑原理的研究,提出了一种基于碳纳米场效应晶体管(Carbon Nanotube Field Effect Transistor,CNFET)的三值逐次逼近ADC设计方案。该方案首先控制三值电容阵列的底板电压,逐次逼近其模拟量值,产生由高位到低位的二值信号,然后由编码器将二值转换为三值信号,完成整个转换过程,最后实验证明了所设计的电路逻辑功能正确,并具有明显的高速、低功耗特性。 Analog to digital converter (ADC) is a key component in the integrated system-on-chip. By analyzing the successive approximation logic circuits and ternary logic, this paper proposes a designing scheme of ternary successive approximation register (SAR) ADC based on CNFET. Firstly, the ternary capacitor array backplane is supplied to different powers by control circuits. The values of analog is successively approximated so as to produce the corresponding two value signals. Secondly, the encoder transmits two value signals into ternary signal until the end of conversion. The simulation results on HSPICE show that the proposed algorithm has correct logic function, high speed, and low power consumption characteristics.
出处 《华东理工大学学报(自然科学版)》 CAS CSCD 北大核心 2015年第5期671-676,共6页 Journal of East China University of Science and Technology
基金 国家自然科学基金(61234002 61274132) 浙江省自然科学基金(Z1111219)
关键词 三值逻辑 CNFET 低功耗 ADC 逐次逼近 ternary-valued logic CNFET low power consumption ADC successive approximation
  • 相关文献

参考文献7

  • 1Guerber J, Gande M, Venkatram H, et al. A 10b ternary SAR ADC with decision time quantization based redundancy [C]// 2011 IEEE Asian on Solid State Circuits Conference (A-SSCC). Jeju: IEEE, 2011: 65-68.
  • 2Xie Liangbo, Wen Guangjun, Liu Jiaxin, et al. Energy-effi- cient hybrid capacitor switching scheme for SAR ADC[J]. Electronics Letters, 2014, 50(1): 22-23.
  • 3Guerber J, Venkatram H, Gande M, etal. A 10-b ternary SAR ADC with quantization time information utilization[J]. IEEE Journal of Solid-State Circuits, 2012, 47(11) : 2604- 2613.
  • 4Zhang Jie, IAn A, Patil N, et al. Robust digital VLSI using carbon nanotubes[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31 (4): 453-471.
  • 5Balijepalli A, Sinha S, Cao Yu. Compact modeling of carbon nanotube transistor for early stage process-design exploration [C//2007 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED). Portland IEEE, 2007 : 2-7.
  • 6李鹏,刘力源,李冬梅.一种高速高精度比较器的设计[J].半导体技术,2010,35(10):1011-1015. 被引量:7
  • 7Sridharan K, Gurindagunta S, Pudi V. Efficient multiternary digit Adder design in CNTFET technology[J]. IEEE Trans- actions on Nanotechnology, 2013, 12(3) 283-287.

二级参考文献3

  • 1AllenPE.CMOS模拟集成电路设计[M].2版.冯军,译.北京:电子工业出版社,2005.
  • 2RAZAVI B,WOOLEY B A.Design techniques for high-speed,high-resolution comparators[J].JSSC,1992,27(12):1916-1926.
  • 3Razavi,B.模拟CMOS集成电路设计[M].陈贵灿译.西安:西安交通大学出版社,2002.458-462.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部