期刊文献+

一种改进的基于时钟沿的单粒子翻转自检纠错方法 被引量:1

An Improved Error Detection and Correction Method for Single Event Upset with Clock Edge
下载PDF
导出
摘要 通过将数据与时钟的转变沿进行对比,检验其是否同步,设计了一种改进的基于时钟沿的单粒子翻转自检纠错电路结构,来实现数据翻转错误的检测和纠正。该电路在保持原有电路优点的同时,克服了原电路的不足,既可完成上升沿和下跳沿错误检测,又可以同时实现多位SEU错误的检测纠正。仿真和实际应用均表明,所提出的改进电路是一个有实用价值的检错纠错电路。 Based on the clock edge, an upset (SEU) is proposed in this paper. determining whether the data and clock comings of the EDAC circuit and it can chieve multi-bit SEU error detection and the proposed improved EDAC circuit is improved error detection and correction (EDAC) circuit for single event The circuit can implement the data error detection and correction through are asynchronous or not. It keeps the advantages and overcomes the short- not only complete detection under clock rising or falling correction. The simulation results and their analysis show indeed better. edge but also a- preliminarily that the proposed improved EDAC circuit is indeed better.
出处 《西北工业大学学报》 EI CAS CSCD 北大核心 2015年第5期716-720,共5页 Journal of Northwestern Polytechnical University
基金 国家自然科学基金(61371024) 航空科学基金(2013ZD53051) 航天支撑技术基金及中航产学研项目(Cxy2013XGD14)资助
关键词 超大规模集成电路 单粒子翻转 时钟沿 自检纠错 Asynchronous sequential logic Clocks Errors Radiation hardening Reconfigurable hardware
  • 相关文献

参考文献4

二级参考文献12

  • 1Gracia J, Baraza J C, Git D, et al. Comparison and application of different VHDL-based fault injection techniques [ A]. Proceedings of 2001 IEEE Intemational Symposium on Defect and Fault Tolerance in VLSI System [ C ]. San Francisco, CA,USA ,2001:233 -241.
  • 2Baraza J C, Gracia J, Gil D, et al. Improvement of fault injection techniques based on VHDL code modification[ A]. 2005 Tenth IEEE International, High-Level Design Validation and Test Workshop[ C]. 2005 : 19 - 26.
  • 3Jenn E, Arlat J, Rimen M, et al. Fault injection into VHDL models : the MEFISTO tool [ A ]. Twenty-Fourth International Symposium on Fault-Tolerant Computing [ C ]. Austin, TX, USA : IEEE, 1994:66 - 75.
  • 4Baraza J C, Gracia J, Gil D, et al. A Prototype of a VHDL- based fault injection tool[ A]. Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems [ C ]. Yamanashi, Japan,2000 : 396 - 404.
  • 5Baraza J C ,Gracia J,Blanc S,et al. Enhancement of fault injection techniques based on the modification of VHDL code [J ]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008,16 ( 6 ) : 693 - 706.
  • 6Leveugle R. Fault injection in VHDL descriptions and emulation[ A ]. Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems [ C ]. Yamanashi ,Japan ,2000:414 - 419.
  • 7Leveugle R, Hadjiat K. Optimized generation of VHDL mutants for injection of transition errors[ A]. Proceedings of the 13^th Symposium on Integrated Circuits and Systems Design [ C ]. IEEE Computer Society, Washington, DC, USA, 2000 : 243 - 248.
  • 8王爱珍.扩展汉明码的编解码器设计及其FPGA实现[J].现代电子技术,2008,31(19):187-188. 被引量:5
  • 9任向隆,马捷中,曾宪炼.基于VHDL的故障注入技术研究[J].测控技术,2009,28(11):73-76. 被引量:3
  • 10陈晓华,贺朝会,王燕平.80C86单粒子效应实验研究[J].原子能科学技术,2000,34(4):344-346. 被引量:4

共引文献37

同被引文献11

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部