期刊文献+

ADC静态参数直方图测试激励幅度的判别方法 被引量:3

A Criterion Method of the Stimulation Amplitude for the ADC Static Parameter Histogram Test
下载PDF
导出
摘要 码密度直方图法是模数转换器(ADC)静态参数测量的主要方法。该方法要求测试激励幅度略大于被测ADC的输入范围。测试激励幅度是影响测量结果精度的决定因素,受测量仪器精度的限制。针对如何定义测试激励幅度实现了"略大于"的问题,提出了一种判别测试激励幅度提高测量精度的方法。码密度直方图法要求采样频率与信号频率互质。码箱密度服从正态分布时可推导出码宽也服从正态分布。根据实验条件和测试要求,取定码宽的显著性水平α和误差精度β,计算码箱密度边界,从而判别施加的测试激励幅度。最后采用Matlab/Simulink模型库中通用的理想ADC模型和硬件实验验证了判别方法的有效性。 Code density histogram test is a main method for the analog to digital converter( ADC)static linearity test. Such test requires the amplitude of the stimulation signal a little bigger than ADC full scale. The amplitude accuracy restricted by measuring instrument is the key factor for the test precision.A criterion method for the stimulation amplitude was proposed about how to define the "a little bigger".ADC histogram test required the sampling frequency to be relatively-prime to the signal frequency. The digital code density obeyed normal distribution,therefore the width of the code also obeyed normal distribution. According to the experiment condition and test requirement,code width significance coefficientα and error of code width β are graded to evaluate the boundary of each code to derive the amplitude.Idea-lized ADC quantizer model on Matlab Simulink and hardware experiment verifies the effectiveness of the simulation.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第11期872-877,共6页 Semiconductor Technology
关键词 模数转换器(ADC) 静态参数 码密度直方图法 测试激励幅度 判别方法 analog to digital converter(ADC) static parameter code density histogram method test stimulation amplitude criterion method
  • 相关文献

参考文献13

  • 1MALOBERTI F. Data converters [M]. Italy: Springer, 2007: 5-20.
  • 2IEEE Std 1658--2011, IEEE standard for terminology and test methods for analog-to-digital converters [ S ].The Institute of Electrical and Electronics Engineers, Inc. New York, 2011: 30-34.
  • 3Application Note 283. INL/DNL measurements forhigh- speed analog-to-digital converters (ADCs) [ R]. Maxim App Notes, 2000.
  • 4DOERNBERG J, LEE H S, HODES D. Full-speed tes- ting of A/D converters [ J]. IEEE Journal of Solid-State Circuits, 1984, 19 (6):820-827.
  • 5BLAIR J. Histogram measurement of ADC nonlinearities using sine waves [ J]. IEEE Transactions on Instrumen- tation and Measurement, 1994, 43 (3): 373-383.
  • 6薛亮,沈延钊,张向民.一种A/D静态参数和动态参数的测试方法[J].仪器仪表学报,2004,25(z1):72-74. 被引量:16
  • 7MULLANE B, O' BRIEN V, MACNAMEE C, et al. A2DTest: a complete integrated solution for on-chip ADC self-test and analysis [ C] // Proceedings of Internatio- nal Test Conference (ITC). Austin, TX, USA, 2009: 1-10.
  • 8HUANGJL, ONG C K, CHENGKT. A BISTscheme for on-chip ADC and DAC testing [ C] //Proceedings of the Conference on Design, Automation and Test in Eu- rope. New York, NY, USA, 2000: 216-220.
  • 9HUANG X L, HUANG J L. ADC/DAC loopback lineari- ty testing by DAC output offsetting and scaling [ J ]. IEEE Transactions on Very Large Scale Integration Sys- tems, 2011, 19 (10): 1765-1774.
  • 10CHAN K S, NORDIN N F, CHAN K C, et al. Multi- histogram ADC BIST system for ADC linearity testing [J]. Asian Test Symposium, 2013, 46 (1): 213- 214.

二级参考文献6

  • 1[1]Dynamic performance testing of A to D converters.Hewlett Packard Product Note 5180 A-2.
  • 2[2]Maxim Corperation. INL/DNL measurements for highspeed analog-to-digital converters. Application Note 283, Sep. , 2000.
  • 3[3]J. Doernberg, H-S. Lee, D. A. Hod ges. Full-speed testing of A/D converters [J]. IEEE J. Solid-State Circuits, 1984,SC-19(6).
  • 4[4]Maxim Corp.. Histogram testing determines DNL and INL errors. Application Note 2085, May 31, 2003.
  • 5[5]J. Blair. Histogram Measurement of ADC Nonlinearities Using Sine Waves[J]. IEEE Trans Instrum and Meas. ,1994,43(3).
  • 6[6]R.W. Ramirez. The FFT fundamentals and concepts.Eaglewood Cliffs :Prentice Hall, 1985.

共引文献15

同被引文献8

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部