期刊文献+

应用定制可重构流水线多功能寄存器文件设计

The Research of Application CustomizationReconfigurable Pipelining’s Multi-FunctionalRegister File
下载PDF
导出
摘要 可重构流水线具有数据通路和运算部件功能可重构、灵活性高、重构开销小、支持多种数据流计算模式的特点,可显著提高数据密集型计算的效率.为了支持可重构流水线高效数据访问,设计了一种用于高速缓存的多功能寄存器文件MFRF.MFRF 采用一套寄存器组设计实现了多端口寄存器文件、堆、栈等多种功能,在没有显著增加面积开销的情况下,既具有普通寄存器文件的特点又具有堆和栈的功能.实验结果表明,该多功能寄存器文件可以有效满足可重构流水线的多种数据流计算模式的需求,运行矩阵乘和FFT 算法等典型算法性能良好. Reconfigurable pipeline have datapath and functional components reconfigurable, high flexibility, reconfigurable overhead small,support multiple data stream characteristics, this can significantly improve the efficiency of data-intensive computing model. Inorder to the needs of reconfigurable pipelined data flow, we designed a Multi-functional register file (MFRF). The multi-portregister file, heap and stack using a set of register in MFRF. The MFRF combine the characteristics of general register file with thefunctions of heap and stack. The experimental results show that MFRF can effectively support a variety of data-streams forreconfigurable pipeline, the results of simulation matrix multiplication and FFT, compared with the general register file, Matrixmultiplication with a significant performance improvement.
出处 《信息工程期刊(中英文版)》 2015年第4期119-125,共7页 Scientific Journal of Information Engineering
基金 受国家自然科学基金资助(61076020).
关键词 多功能寄存器文件 可重构流水线 数据流计算模式 Multi-Functional Register File Heap Stack Reconfigurable Pipeline Model of Data Flow for Computing
  • 相关文献

参考文献3

二级参考文献23

  • 1王沁,MISC3270 微处理器体系结构说明书,2000年
  • 2王俊宇,中国专利,申请号00120103.4,2000年
  • 3Baas B M. An approach to low power, high performance, fast fourier transform processor design [ D ]. Stanford University, 1999.
  • 4Guan X,Lin H,Fei Y S. Design of an application-specific instruction sot processor for high-throughput and scalable FFT [ C ]// IEEE International Symposium on Circuits and Systems, Taipei ,2009 : 2513 -2516.
  • 5Guan X, Fei Y S, Lin H. Hierarchical design of an application-specific instruction set processor for high-throughput and scalable FFT processing [ J ]. IEEE Transactions on VLSI Systems, 2012,20 (3) :551 - 563.
  • 6Bouwens F, Berekovic M,Kanstein A, et al. Architecture exploration of the ADRES coarse-grained reconfigurable array [J]. Springer Reconfigurable Computing : Architectures, Tools and Applications, 2007( 1 ) : 1 - 13.
  • 7Chakrapani L, Gyllenhaal J, Scott A, et al. Trimaran: an infrastructure for research in instruction-level parallelism [ J ]. Languages and Compilers for High Performance Computing, 2005 ( 1 ) :922 - 932.
  • 8Hassan H M, Mohammed F, Shalash A. Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine [ J ]. Journal on Embedded Systems,2012 ( 1 ) : 1 - 18.
  • 9Texas Instruments. TMS320C6713 floating-point digital signal processor[M]. Dallas :2005.
  • 10Jacobson A T, Truong D N, Baas B M. The design of a reconfigurable continuous-flow mixed-radix FFT processor[ C ]// IEEE Intemational Symposium on Circuits and Systems. Taipei, 2009 : 1133 - 1136.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部