期刊文献+

3D-TSV互连结构随机振动加载应力分析

Study on stress distribution of 3D-TSV interconnect structure under random vibration load
下载PDF
导出
摘要 建立了三维硅通孔(three-dimension through silicon via,3D-TSV)互连结构有限元分析模型,对该模型进行了随机振动加载有限元分析.选取TSV高度、TSV直径、微凸点高度和微凸点直径四个结构参数作为关键因素,采用水平正交表L16(45)设计了16种不同结构参数的3D-TSV互连结构,获取了这16种3D-TSV互连结构随机振动应力数据并进行了方差分析.结果表明,在置信度为99%的情况下,TSV高度对3D-TSV互连结构随机振动应力有显著影响,因素显著性的排序由大到小为TSV高度最大,其次为TSV直径,再次为微凸点直径,最后是微凸点高度;单因子变量分析表明,TSV互连结构应力应变随TSV高度的增加而增大. The 3D finite element analysis models of 3DTSV interconnect structure were developed. By using ANSYS,the finite element analysis of the stress distribution in the model was performed under the condition of thermal-structure coupling.The TSV height and the TSV diameter,the micro-bump height and the micro-bump diameter were selected as four key configuration parameters,combinations were designed. By using an L16( 45) orthogonal array the 3D-TSV which have 16 different configuration parameters' levels. The maximum stress values within3D-TSV were obtained. Variance analysis was performed based on the values of stress. The results show that the TSV height has highly significant impact on the stress of 3D-TSV under random vibration with 99% confidence. The TSV height,the TSV diameter,the micro-bump diameter and the micro-bump height affect the stress of 3D-TSV in a descending order. The single-factor analysis of variance shows that the stress and strain in TSV interconnect structure increase with the height of TSV.
出处 《焊接学报》 EI CAS CSCD 北大核心 2015年第11期17-20,113-114,共4页 Transactions of The China Welding Institution
基金 国家自然科学基金资助项目(51465012) 广西壮族自治区自然科学基金资助项目(2015GXNSFCA139006 2013-GXNSFAA019322)
关键词 三维叠层芯片封装 硅通孔 随机振动 有限元分析 方差分析 3D stacked IC package through silicon via random vibration finite element analysis variance analysis
  • 相关文献

参考文献8

二级参考文献39

  • 1张礼季,王莉,高霞,谢晓明.塑料封装球栅阵列器件焊点的可靠性[J].中国有色金属学报,2002,12(z1):227-231. 被引量:4
  • 2苏祥林,吴振宇,汪家友,杨银堂.低k层间介质研究进展[J].微纳电子技术,2005,42(10):463-468. 被引量:6
  • 3姚贵升.塑性变形诱导相变钢TRIP钢的性能和应用[J].汽车工艺与材料,2006(9):13-18. 被引量:11
  • 4孙鸣,刘玉岭,刘博,贾英茜.低k介质与铜互连集成工艺[J].微纳电子技术,2006,43(10):464-469. 被引量:9
  • 5吴兆华 周德俭 黄春跃.PBGA焊点质量测试与分析[A]..中国电子学会电子机械工程分会2003年学术会议论文集[C].北京:中国电子学会电子机械工程分会,2003.120-125.
  • 6Tummala R R. A new microsystem-integration technology paradigm- Moore's law for system integration of miniaturized convergent sys- tems of the next decade[ J]. IEEE Transaction of Advanced Packa- ging, 2004, 27(2) : 241 -249.
  • 7Tanaka N, Sato T, Yamaji Y, et al. Mechanical effects of copper through-vias in a 3D die-stacked module [ C ]// 52nd Electronic Components and Technology Conference, San Diego, 2002 : 473 - 479.
  • 8Chien C C, Chung J W, Chih T P, et al. Failure life prediction and factorial design of lead-free flip chip package [ J ]. Journal of the Chinese Institute of Engineers, 2007, 30 (3) : 481 -490.
  • 9Cotterell B, Chen Z, Han J B, et al. The strength of the silicon die in flip-chip assemblies [ J ]. Journal of Electronic Packaging, 2003, 125(3) : 114 -119.
  • 10Sommadossi S, Gust W, Mittemeijer E J. Phase characterisation and kinetic behaviour of diffusion soldered Cu/In/Cu interconnec- tions[J]. Material Science and Technology, 2003, 19(4) : 528 -534.

共引文献37

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部