期刊文献+

一种新型P沟道VDMOS复合耐压终端 被引量:2

Novel combined edge termination for P-channel VDMOS
下载PDF
导出
摘要 针对终端结构耐压的提高,研究了高压P沟道垂直导电双扩散型场效应晶体管的场限环和场板复合耐压终端结构,提出了一种采用单N+偏移区场限环和多级场板复合的耐压终端结构.仿真发现,该结构能更有效地改善器件主结的边缘电场分布,从而提高了器件的整体击穿电压.根据以上理论,将该结构运用在一款大功率P沟道垂直导电双扩散型场效应晶体管器件上.经流片测试结果表明,该P沟道垂直导电双扩散型场效应晶体管器件样品的击穿电压为-90V,与仿真结果中主结击穿电压达到-91V有很好的吻合,证明了该结构设计的正确性. This paper is focused on the improvement of the breakdown voltage for P-channel Vertical Double- diffuse MOSFET(VDMOS), mainly on the structure that is combined with the field limiting ring and the field plate. Based on their basic theories, this paper presents a novel junction termination for P-channel VDMOS with a structure of an N+ offset region field limiting ring and two multistep field plates. Simulation results have proved its effective improvement on the electric field distribution at the edge of the main junction, With these achievements, an --80V P-channel VDMOS is designed and fabricated using this structure. The test for the breakdown voltage of the manufactured sample devices has been conducted and experimental results turn out to be in good accord with the simulation results, demonstrating the validity of the design.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2015年第6期70-74,共5页 Journal of Xidian University
基金 国家重大科技专项资助项目(2008ZX01002-002) 国家自然科学基金资助项目(61106106) 中央高校基本科研业务费专项资金资助项目(K50511250008 K5051325002)
关键词 P沟道垂直导电双扩散型场效应晶体管 终端结构 场限环 N+偏移区 多级场板 P-channel vertical double-diffuse MOSFET edge termination field limiting ring N+ offset region multi-step field plate
  • 相关文献

参考文献16

  • 1Sze S M,Gibbons G.Effect of Junction Curvature on Breakdown Votage in Semiconductors[J].Solid-state Electronics,1966,9(9):831-845.
  • 2黄海猛,陈星弼.New expressions for non-punch-through and punch-through abrupt parallel-plane junctions based on Chynoweth law[J].Journal of Semiconductors,2013,34(7):63-67. 被引量:1
  • 3Baliga B J.Fundamentals of Power Semiconductor Devices[M].New York:Springer-Verlag,2008.
  • 4He J,Zhang X.A Semi-theoretical Relationship between the Breakdown Voltage of Field Plate Edge and Field Design in Planar P-N Junction Terminated with Finite Field Plate[J].Microelectronics Journal,2001,32(9):763-767.
  • 5He J,Huang R,Zhang X,et al.Analytical Model of Threedimensional Effect on Voltage and Edge Peak Field Distributions and Optimal Space for Planar Junction with a Single Field Limiting Ring[J].Solid-state Electronics,2001,45(1):79-85.
  • 6Tam W S,Siu S L,Wong O Y,et al.Modeling of Terminal Ring Structures for High-voltage Power MOSFETs[J].Microelectronics Reliability,2012,52(8):1645-1650.
  • 7Baradai N E,Sanfilippo C,Carta R,et al.An Improved Methodology for the CAD Optimization of Multiple Floating Field Limiting Ring Terminations[J].IEEE Transactions on Electron Devices,2011,58(1):266-270.
  • 8Sze S M,Kwok K N.Physics of Semiconductor Devices[M].Third Edition.New Jersey:John Wiley & Sons Incorporated,2007.
  • 9Bose S C J V,De Souza M M,Narayanan E M S,et al.Influence of a Shallow P+Offset Region on a Novel Edge Termination Technique Using Lightly Doped P-Rings[C]//Proceedings of the International Semiconductor Conference:1.Piscataway:IEEE,1999:63-66.
  • 10De Souza M M,Bose S C J V,Narayanan E M S,et al.A Novel Area Efficient Floating Limiting Ring Edge Termination Technique[J].Solid-state Electronics,2000,44(8):1381-1386.

二级参考文献9

  • 1杨品琦.电力电子器件原理与设计[M].北京:国防工业出版社,1999.
  • 2Lee P. How P-Channel MOSFETs Can Simplify Your Circuit[EB!OLJ .[2012-07-30J. www.irf.comltechnical-info! appnotes/ an-940. pdf.
  • 3Barkhordarian V. Power MOSFET Basics[EB!OI.J.[2012-07-15J. International Rectifier. www.irf.comltechnical?info! appnotes! an-l084. pdf.
  • 4Kim Y S, FossumJ G. Physical DMOST Modeling for High Voltage IC CAD[J]. IEEE Transcations on Electronic Devices, 1990, 37(3): 797-803.
  • 5H u Chenming, Chi M H, Patel V M. Optimum Design of Power MOSFET's[J]. IEEE Transcations on Electronic Devices, 1984,31(12): 1693-1700.
  • 6Baliga BJ. Fundamentals of Power Semiconductor Devices[MJ. New York: Springer Science Business Media, LLC, 2008.
  • 7He Iin , Chan Mansun, Zhang Xing, et al. A New Analytic Method to Design Multiple Floating Field Limiting Rings of Power Devicesj I}. Solid-State Electronics, 2006, 50(7-8): 1375-1381.
  • 8BoseJ V S C, de Souza M M, Narayanan [MS, et al. A Novel Metal Field Plate Edge Termination for Power Devices[J]. MicroelectronicsJournal. 2001, 32(4): 323-326.
  • 9何进,陈星弼,王新.VDMOS均匀掺杂外延区优化设计的简单理论[J].电子器件,1999,22(3):143-148. 被引量:2

共引文献1

同被引文献17

  • 1孙嘉兴,宁润涛,胡子阳,张俊松,赵庆哲.利用Tsuprem4和Medici对200伏VDMOS进行虚拟制造[J].辽宁大学学报(自然科学版),2006,33(1):42-45. 被引量:3
  • 2张波.功率MOSFET的研究与新发展[C]∥2010’全国半导体器件技术研讨会论文集.杭州:半导体技术杂志社,2010:6-10.
  • 3Tan Chan-Lik, Strasser M. Improved deep body implant on breakdown voltage in super junction of vertical VDMOS[C~ ff 25th Advanced Semiconductor Manufacturing Conference (ASMC), Saratoga Springs, NY, USA. NY: IEEE, 2014: 362-364.
  • 4Liu Siyang, Zhu Rongxia, Jia Kan, et al. A novel model of the high-voltage VDMOS for the circuit simulation[J]. Solid-State Electronics, 2014, 93:21-26.
  • 5Naugarhiya A, Kondekar P N. Electrical characteristics comparison between process and device structures of super junction VDMOS[C]//IEEE International Conlerenee on Control, Automation, Robotics and Embedded System(CARE) Jahaipur, India. Jahaipur: IEEE, 2013:1-4.
  • 6Sun Weifeng, Zhu Jing, Qian Qingsong, et al. Trench superjunction VDMOS with charge imbalance cell[J]. Solid-State Electronics, 2011, 64(1) : 14-17.
  • 7How P-channel MOSFETs can simplify your circuit[EB/OL]. Application Note AN-940. International Rectifier. [2015-12- 11]. http://www.irf.com/ technieal-info/appnotes/an-940.pdf:
  • 8Baliga B J. Fundamentals of power semiconductor devices[M]. New York:Springer Science Business Media, LLC, 2008.
  • 9Hu C M, Chi M H, Patel V M. Optimum design of power MOSFET's[J]. IEEE Transactions on Electron Device, 1984, 31(12) : 1693-1700.
  • 10Vrej B. Power MOSFET basics[EB/OL]. Application Note AN-1084. International Rectifier. [2016-12-11]. http: // ww.irf.com/ technical-info/appnotes/an-1084.pdf.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部