期刊文献+

面向OpenGL的图形加速器设计与实现 被引量:13

Design and implementation of the graphics accelerator oriented to OpenGL
下载PDF
导出
摘要 为了探索图形处理器的自主开发,设计了一款基于经典流水线结构、支持OpenGL核心函数的图形加速器,并对其中几何变换、投影变换和视窗变换的关键操作——矩阵运算、图元装配以及光栅化等单元进行了优化设计以提高效率,支持Gouraud着色、光照、全屏抗锯齿、纹理贴图等效果.为保证电路功能的正确性,构建了基于C/C++的软件仿真平台和基于SystemVerilog的硬件仿真平台,并采用Altera公司的EP2C70F896C6搭建原型系统,电路规模约占FPGA总资源的83%,工作频率可达100MHz.经过大量实例测试,图形加速器具备基本的图形渲染能力. In order to explore the self-development of the graphics processing unit, this paper presents the design of a graphics accelerator which utilizes the classical pipelined structure and supports OpenGL primary commands. The matrix computational unit, which is the critical operation of geometric transformation, projection transformation and viewport transformation, primitive assembly unit and rasterization unit have been optimized to improve the efficiency. The accelerator realizes the rendering effects of Gouraud shading, lighting, full-screen anti-aliasing and texture mapping. In order to verify the circuit, the software and hardware simulation workbench based on C/C+ q- and SystemVerilog respectively have been established. The prototype system is implemented on EP2C70F896C6 of Altera which takes up to 83% of the FPGA resource, with the speed being up to 100MHz. The test results of plenty of rendering applications show that the accelerator possesses the capability of graphics rendering.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2015年第6期124-130,共7页 Journal of Xidian University
基金 国家自然科学基金重点资助项目(61136002) 国家自然科学基金资助项目(61272120) 陕西省自然科学基金资助项目(2013JC2-32 2015JM6326) 西安邮电大学青年教师科研基金资助项目(ZL2014-21)
关键词 图形加速器 矩阵运算 图元装配 全屏抗锯齿 原型系统 graphics aecelerator matrix computation primitive assembly full-screen anti-aliasing prototype system
  • 相关文献

参考文献12

  • 1DENG Jun-yong,LI Tao,JIANG Lin,HAN Jun-gang,SHEN Xu-bang.Design and optimization for multiprocessor interactive GPU[J].The Journal of China Universities of Posts and Telecommunications,2014,21(3):85-97. 被引量:5
  • 2Shreiner D,Sellers G,Kessenich J M,et al.OpenGL Programming Guide:the Official Guide to Learning OpenGL,Version 43[M].Boston:Addison-Wesley Professional,2013.
  • 3Tong T C,Chang Y N.Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-line Buffer[J].IEEE Transactions on Very Large Scale Integration Systems,2013,21(7):1246-1259.
  • 4许社教.三维图形系统中两种坐标系之间的坐标变换[J].西安电子科技大学学报,1996,23(3):429-432. 被引量:23
  • 5Deng J R,Chang L B,Huang G X,et al.The Design and Prototype Implementation of a Pipelined Heterogeneous Multi-core GPU[C]//High Performance Computing.Berlin:Springer,2013:66-74.
  • 6Amira A,Bensaali F.An FPGA Based Parameterizable Systems for Matrix Product Implementation[C]//IEEE Workshop on Signal Processing Systems.Piscataway:IEEE,2002:75-79.
  • 7李平,韩俊刚,李自迪,杨婷婷.区域填充扫描线算法的硬件设计与实现[J].微计算机信息,2011,27(6):124-125. 被引量:3
  • 8Lavelle M G,Pan H,Ramirez A S.Vertex Assembly Buffer AND Primitive Launch Buffer:U.S.Patent 6,816,161[P].2004-11-9.
  • 9SHEN XuBang.Evolution of MPP SoC architecture techniques[J].Science in China(Series F),2008,51(6):756-764. 被引量:7
  • 10Phong B T.Illumination for Computer Generated Pictures[J].Communications of the ACM,1975,18(6):311-317.

二级参考文献20

  • 1张玉芳,刘君,彭燕.一种改进的扫描线多边形填充算法[J].计算机科学,2005,32(6):164-166. 被引量:18
  • 2沈绪榜,张发存,冯国臣,车得亮,王光.计算机体系结构的分类模型[J].计算机学报,2005,28(11):1759-1766. 被引量:10
  • 3Michael Kelley, Stephanie Winner, Kirk Gould. A Scalable Hardware Render Accelerator Using a Modified Scanline Algorithm [J]. Computer Graphics, July 1992.
  • 4许社教,计算机绘图教程,1994年
  • 5姚传治,计算机绘图,1990年
  • 6胡瑞安,计算机辅助几何教学,1987年
  • 7孙家广,计算机图形学,1986年
  • 8Manners D,Makimoto T.Living with the Chip[]..1995
  • 9Le H Q,Starke W J,Fields J S, et al.IBM POWER6 microarchitecture[].J Res Dev.2007
  • 10AMD Corp.AMD Opteron?[].Product Data Sheet.2004

共引文献34

同被引文献40

引证文献13

二级引证文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部