期刊文献+

倒装芯片封装可靠性评价方法 被引量:5

Research on Reliability Evaluation of Flip-Chip Package
下载PDF
导出
摘要 日益增长的国产高端信息电子产品促进了国内自主研发芯片的广泛应用,这使得其可靠性评价技术也变得更为迫切。基于倒装芯片的工艺流程和封装结构特点,阐述了自主研发芯片目前面临的可靠性突出问题,并结合当前芯片制造商的生产能力和相关技术标准,提出了基于温度、湿度和机械等环境应力的可靠性试验方法,最后,比较详尽的分析了各种评价测试方法能够暴露的可靠性问题及其评价标准。 With widespread use of domestic electronic products has promoted the application of domestic independent chips. Therefore, the reliability evaluation of them is becoming more urgent. Based on the process and structure characteristics of flip-chip package, the outstanding issues of its reliability were described. And combined with the ability of IC manufactures and relevant standards, a series of reliability test methods which involved temperature stress, humidity stress and mechanical stress were put forward. Finally, the reliability evaluation methods and their evaluation criteria were analyzed in detail.
出处 《电子工艺技术》 2015年第6期347-350,357,共5页 Electronics Process Technology
关键词 倒装芯片 封装基板 可靠性 Flip-Chip Package substrate Reliability
  • 相关文献

参考文献5

二级参考文献25

  • 1况延香,朱颂春.微电子封装技术[M].合肥:中国科学技术大学出版社,2002.
  • 2Ming -Yi Tsai. Investigation of Thermo mechanical Behaviors of Behaviors of Flip Chip BGA Package During Manufacturing Process And Thermal Cycling [J]. IEEE Transaction on Components and Packaging Technologies, 2004,27 (3):568-576.
  • 3G.Y.Li, Y.C.Chan. Aging Effects on Shear Fatigue Life And Shear Strength of Soldered Thick Film Joints [J]. IEEE Transaction on Components, Packaging, and Manufacturing Technologies-PartB, 1998,21 (4):398-405.
  • 4中国电子学会电子封装专业委员会.微电子封装技手册[M].北京:电子工业出版社,2001.121
  • 5Lee W W,Nguyen LT,Selvaduray G S.Solder joint fatigue models:review and applicability to chip scale package[J].Microelectronics reliability,2000,40:231-244.
  • 6Yung Yu Hsu,Kuo Ning Chiang.Double layers wafer level chip scale package (DL-WLCSP) solder joint shape prediction,reliability and parametric study[C].Thermal and thermomechanical phenomena in electronic systems ITHERM '04.The ninth intersociety conference,New York,2004.310-316.
  • 7Mukai M,Kawakami T,Takahashi K.Thermal fatigue life prediction of solder using stress analysis[C].IEMT/IMC symposium.1 st joint international electronic manufacturing symposium and the international microelectronics conference,New York,1997.204-208.
  • 8Cheng HC,Chen CY,Yu WH.Effective thermal-mechanical modeling of solder joints[C].ASME international mechanical engineering congress & exposition,New Orleans,USA,2002.1-8.
  • 9Akay HU,Liu Y,Rassaian M.Simplification of finite element models for thermal fatigue life prediction of PBGA packages[J].Journal of electronic packaging,2003,125:347-353.
  • 10Pang JHL.Flip chip on board solder joint reliability analysis using 2-D and 3-D FEA models[J].Advanced packaging,2001,24:499-506.

共引文献7

同被引文献20

引证文献5

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部