期刊文献+

超薄层SOI高压LVD LDMOS耐压模型及特性研究 被引量:2

Investigation on Breakdown Model and Characteristics for Ultra-Thin Layer High Voltage SOI LVD LDMOS
下载PDF
导出
摘要 针对超薄层高压SOI线性变掺杂(Linear Varied Doping,LVD)LDMOS器件,进行了耐压模型和特性的研究。通过解泊松方程,得到超薄高压SOI LVD LDMOS的RESURF判据,有助于器件耐压和比导通电阻的设计与优化。通过对漂移区长度、厚度和剂量,以及n型缓冲层仿真优化,使器件耐压与比导通电阻的矛盾关系得到良好的改善。实验表明,超薄层高压SOI LVD LDMOS的耐压达到644V,比导通电阻为24.1Ω·mm2,击穿时埋氧层电场超过200V/cm。 Breakdown model and characteristics for ultra-thin SOI high voltage LVD LDMOS were investigated. RESURF condition for ultra-thin SOl high voltage LVD LDMOS was given with solving the Possion's equation, which contributed to the design and optimization of breakdown voltage (BV) and specific on-resistance (Ron,sp). Through simulated optimization for the length, thickness, dose of drift region and N-buffer, the relationship between BV andRon.sp were improved. The experimental results showed that BV of 644 V andRon,sp of 24.1 Ω·mm2 were achieved with the electric field in BOX layer beyond 200 V/cm.
出处 《微电子学》 CAS CSCD 北大核心 2015年第6期812-816,共5页 Microelectronics
基金 中央高校基本科研业务费资助项目(ZYGX2013J043) 国家重点实验室开放课题(KFJJ201203)
关键词 超薄SOI层 线性变掺杂 高压LDMOS 耐压模型 RESURF Ultra-thin SOI layer Linear varied doping High voltage LDMOS Breakdown model RESURF
  • 相关文献

参考文献8

  • 1NAKAGAWA A, YASUHARA N, OMURA I, et al. Prospects of high voltage power ICs on thin SOI [C]///IEDM Tech Dig. San Francisco, CA, USA. 1992 229-232.
  • 2KIM J, PLOUCHART J O, ZAMDRNER N. Design and manufacturability aspect of SOI CMOS RFICs [C]//Proceed IEEE Custom Integr Circ Conf. 2004, 1: 541-548.
  • 3HERRERA G V, BAUER T, BLAIN M G, et al. SOI-enabled MEMS processes lead to novel mechanical, optical, and atomic physics devices [C] /// IEEE Int SOI Conf. New Paltz, NY, USA. 2008.. 5- 8.
  • 4XUSM, GAN K P, SAMUDRA G S, et al. 120 V interdigitated-drain LDMOS (IDLDMOS) on SOI substrated breaking power LDMOS limit [J]. IEEE Trans Elec Dev, 2000, 47(10): 1980-1985.
  • 5PATHIRANA G P V, UDREA F, NG R, et al. 3D- RESURF SOI LDMOSFET for RF power amplifiers [C] // Proceed 15th IEEE Int Symp Power Semicond Dev b- ICs. 2003 278-281.
  • 6KIM I J, MATSUMOTO S, SAKAI T, et al. Breakdown voltage improvement for thin-film SOI power MOSFET's by a buried oxide step structure [J]. IEEE Elec Dev Lett, 1994, 15(5): 148-150.
  • 7LIZJ, ZHANGB, LUOXR, etal. The rule of field enhancement for buried dielectric layer of SOI high voltage devices [C] // ICCCAS. Kokura, Japan. 2007 : 1302-1305.
  • 8LUO X R, ZHANG B, LI Z. New high-voltage (1200 V) MOSFET with the charge trenches on partial SOI[J]. IEEETrans ElecDev, 2008, 55(7): 1756-1761.

同被引文献16

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部