期刊文献+

DPRM工艺中刻蚀工艺关键参数对N/P型MOS管交界处的影响

Influence of Key Parameters of Etching Process on N/P MOS Boundary in DPRM Process
下载PDF
导出
摘要 短沟道效应对器件性能的影响不可忽略,高k/金属栅极(High-k/Metal Gate,HKMG)器件可以很好地抑制短沟道效应。HKMG器件中金属栅极的制备工艺有前栅极制造工艺和后栅极制造工艺,其中虚拟栅去除(Dummy Poly Removal,DPRM)过程是后栅极制造中一道至关重要的制程。由于P型MOS管和N型MOS管的金属栅极填充材料不同,制造工艺中要先完成一种MOS管金属栅极的制作再进行另一种MOS管金属栅极的制作,DPRM后N型MOS管和P型MOS管交界处的结构形貌会直接影响金属栅极的填充,进而影响器件性能。在电子回旋共振刻蚀等离子体源条件下,探究DPRM工艺中过刻蚀过程的关键参数对NMOS管和PMOS管交界处结构形貌的影响,进而总结出减弱N/P型MOS管交界处侧向凹陷程度的工艺条件。 The influence of short channel effect on device performance is non-negligible,and high-k/metal gate(HKMG)devices can suppress the short channel effect very well.As is well known,both gate-first and gate-last processes can form metal gates,and dummy poly removal (DPRM)is a critical technique in gate-last method.Due to the different metal materials filled in PMOS and NMOS devices,one type of MOS metal gate electrode shall be completed in the manufacturing process before the other type of MOS metal gate electrode being fabricated.It is worth knowing that the profile of N/P MOS boundary after DPRM will directly affect the filling of metal electrodes,and then affect the device performance.In this work,influence of key parameters in an over-etch step of DPRM process on the profile of N/P MOS boundaryis investigated,which is under the condition of electron cyclotron resonance(ECR)etch plasma source.Then condition of weakening the poly lateral recess(PLR)at the N/P boundary will be summarized .
作者 石梦 阎海涛 毛海央 韩宝东 孙武 夏光美 SHI Meng;YAN Haitao;MAO Haiyang;HAN Baodong;SUN Wu;XIA Guangmei(College of Microelectronics,University of Chinese Academy of Sciences,Beijing 100029,CHN;International Integrated Circuit Manufacturing Co.Ltd.of SMIC,Beijing 100176,CHN)
出处 《半导体光电》 CAS 北大核心 2019年第1期59-63,共5页 Semiconductor Optoelectronics
  • 相关文献

参考文献1

二级参考文献13

  • 1Shin M H, Na S W, Lee N E, et al. Dry etching of TaN/HfOz gate stack structure by Clz/SF6/Ar inductively coupled plasma. Jpn J Appl Phys, 2005, 44(7B): 5811.
  • 2Bliznetsov V N, Bera L K, Soo H Y, et al. Plasma etching for sub-45-nm TaN metal gates on high-k dielectrics. IEEE Trans Semicond Manuf, 2007, 20(2): 143.
  • 3Shin M H, Park M S, Lee N E, et al. Dry etching of TaN/HfO2 gate-stack structure in BC13/Ar/O2 inductively coupled plasmas. J Vac Sci Technol A, 2006, 24(4): 1373.
  • 4Denis S, Vasile P, F Salvador E, et al. Profile control of novel non-Si gates using BC13/N2 plasma. J Vac Sci Technol B, 2007, 25(3): 739.
  • 5Kitagawa T, Nakamura K, Osari K, et al. Etching of high-k di- electric HfO2 films in BC13-containing plasmas enhanced with 02 addition. Jpn J Appl Phys, 2006, 45(10): L297.
  • 6Sungauer E, Mellhaoui X, Pargon E, et al. Plasma etching of HfO2 in metal gate CMOS devices. Microelectron Eng, 2009, 86:965.
  • 7Gouil A L, Joubert O, Cunge G, et al. Poly-Si/TiN/HfO2 gate stack etching in high-density plasmas. J Vac Sci Technol B, 2007, 25(3): 767.
  • 8The International Technology Roadmap for Semiconductors, 2008.
  • 9Bliznetsov V, Kumar R, Bera L K, et al. Development of plasma etching process for sub-50 nm TaN gate. Thin Solid Films, 2006, 504:140.
  • 10Sungauer E, Pargon E, Mellhaoui X, et al. Etching mechanisms of lifO2, SiO2, and poly-Si substrates in BC13 plasmas. J Vac Sci Technol B, 2007, 25(5): 1640.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部