8Brunvand E. Digital VLSI chip design with.cadence and synopsys CAD tools [ M ]. Boston: Addison - Wesley Publishing Company, 2009.
9Becer M, Vaidyanathan R, Oh C, et al. Crosstalk noise control in an SOC physical design flow[ J ]. IEEE Transaction on Com- puter - Aided Design of Integrated Circuits and Systems, 2004, 23 (4) : 488 - 497.
10Zhang Lizheng, Chen Weijen, Hu Yuhen, et al. Statistical static timing analysis with conditional linear btAX/MIN approximation and extended canonical timing model [ J ]. IEEE Transaction on Computer - Aided Design of Integrated Circuits and Systems, 2006, 25(6) : 1 183 -1 191.
