期刊文献+

基于部分重构的SRAM型FPGA单粒子翻转模拟 被引量:3

Emulation of Single Event Upsets in SRAM-based FPGA Using Partial Reconfiguration Techniques
下载PDF
导出
摘要 介绍了一种基于部分重构技术的SRAM型FPGA单粒子翻转模拟方法.针对SRAM型FPGA的单粒子翻转特性,建立了一种能够模拟不同线性能量转移(LET)值和注量率(Flux)重离子入射的故障注入模型.该模拟方法可用于对SRAM型FPGA应用电路采用的抗辐照加固效果进行定量预评估,验证不同加固方案的有效性,同时还可减少辐照试验的次数,降低试验成本.基于Virtex-4SRAM型FPGA,针对三模冗余(TMR)的单粒子翻转加固方法进行了定量评估.评估试验结果表明,该方法较好地模拟了入射粒子LET值和系统电路失效率之间的关系,验证了三模冗余加固方法的有效性. An emulation method of single event upsets(SEUs)in SRAM-based FPGA by using partial reconfiguration techniques was presented.According to the characteristics of SEUs in SRAM-based FPGA,a fault injection model was built to emulate incident particles with different Linear Energy Transfer(LET)and Flux.Preliminary quantitative evaluation of hardening-by-design techniques can be done with this method,to enhance the effectiveness and pertinence,and reduce the time of radiation ground-testing which means less cost.A design with Triple Module Redundancy(TMR)based on Virtex-4FPGA was been evaluated,and the result showed that this method emulated the SEE and the failure rate was reduced with TMR.
出处 《微电子学与计算机》 CSCD 北大核心 2015年第12期95-99,104,共6页 Microelectronics & Computer
基金 国家自然科学基金(61271149) 国家重点基础研究发展计划(2014CB744600)
关键词 SRAM型FPGA 单粒子翻转(SEU)模拟 部分重构 SRAM-based FPGA Emulation of Single Event Upsets Partial Reconfiguration
  • 相关文献

参考文献11

  • 1Sterpone L. electronics system design techniques for safety critical applications[M]. Netherlands:springer, 2008.
  • 2Yui C C, Swift G M, Carmichael C, et al. SEU mitiga- tion testing of Xilinx Virtex Ⅱ FPGAs[C]// presented at the Radiation Effects Data Workshop Record. [s. 1. ]:IEEE, 2003.
  • 3Swift G M, Rezgui S, George J. Dynamic testing of Xilinx Virtex-Ⅱ field programmable gate array (FP- GA) input/output blocks (IOBs)[J]. IEEE Trans Nucl Sci, 2004,51(6) :3469-3474.
  • 4Kretzschrnar U, Astarloa A, Lazaro J,et al. An auto- matic experimental set-up for robustness analysis of designs implemented on SRAM FPGAs[C]// Int' 1 Symp. on System on Chip, 2011:96-101.
  • 5Grzegorz G Cieslewski, Alan D George, Adam M Ja- cobs. Acceleration of FPGA Fault Injection through Multi-Bit Testing[C]//ERSA. [s. 1. ]: IEEE, 2010.
  • 6Xilinx Inc. Partial Reconfiguration User Guide UG702 (v14. 5)[R]. 2013.
  • 7费尔南达利马卡斯腾斯密得,路易吉卡罗,里卡多赖斯.基于SRAM的FPGA容错技术[M].杨孟飞,龚健,文亮,等译.北京:中国宇航出版社,2009.
  • 8Allen G, Swift G, Carmichael C. Virtex-4VQ static SEU characterization summary [J]. JPL, NASA, 2008,15 (6): 68-83.
  • 9Monson J S, Wirthlin M, Hutchings B. Fault injection results of linux operating on an FPGA embedded plat- form[C]//Proc Int Conf ReConFig Comput. FPGAs: IEEE, 2010 : 37-42.
  • 10Carl Carmichael, Chen Wei Tseng. Correcting single- event upsets in virtex-4 FPGA configuration memory [J]. xilinx Corporation, 2009,10(1) :128-134.

同被引文献34

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部