期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种应用于低压差线性稳压器的新型折返限流电路

Design of a New Foldback Current-Limit Circuit in Low-Dropout Linear Regulator
下载PDF
导出
摘要 针对大功率负载的电源管理芯片容易出现过载、短路问题,提出一种利用采样电流转化为采样电压的限流模式折返保护电路。该电路限流环路利用缓冲器双支路实现实时控制,其工作状态随输入电压有所转变,hspices仿真实验验证了该电路限流值稳定,基本不随着电源电压的变化而变化,而且芯片的短路功耗降低60%。采用联华电子公司0.5μm 5 V的CMOS工艺线在低压差线性稳压器(LDO)中进行了投片验证,实测芯片常值限流200 mA、折返限流80 mA,自身静态电流极低仅2μA左右。投片测试结果表明,该电路起到保护作用的同时,符合现代电源管理芯片对高效率低功耗的要求。 A new circuit that transfer sensing current into sensing voltage under a current bruiting mode with fold- back protection system, is presented in this paper, implemented in 0. 5μm 5V CMOS process and verified by Ca- dence and Hspice simulation. Experimental result verifies that the maximum current limit of the proposed LDO is set to be 200mA, and the foldback current limit is 80μA. Thus, the power consumption of the chip can be saved up to 60% at the foldback circuit condition, which also decreases the risk of damaging the power transistor and makes it widely used in all kinds of power management of microprocessors, moreover, the circuit features simple structure and low quiescent power consumption.
作者 刘晨 来新泉 刘从 王宏 张帆
机构地区 西安电子科技大学CAD研究所 空军工程大学防空反导学院 中国人民解放军空军
出处 《西北工业大学学报》 EI CAS CSCD 北大核心 2015年第6期1035-1040,共6页 Journal of Northwestern Polytechnical University
基金 国家自然科学基金(61106026) 中央高校基本业务费(K2014408201)资助
关键词 暂态分析 实时控制 电流限制 折返电路 低压差线性稳压器 Transient analysis, Real time control, Current Limiter, Foldback circuit, Low Linear dropoutregulator （LDO）
分类号 TN911.7 [电子电信—通信与信息系统]
  • 相关文献

参考文献8

  • 1Bontempo G, Signorelli T, Pulvirenti F. Low Supply Voltage, Low Quiescent Current, ULDO Linear Regulator[ C]//IEEE In- ternational Conference on Electronics, Circuits and Systems, 2001:409-412.
  • 2Sai Kitlau, Ka Nangleung, Philip K T Mok. Anaysis of Low-Dropout Regulator Topologies for Low-Voltage Regulation[ C]// IEEE International Conference on Electron Devices and Solid State Circuits, 2003:379-382.
  • 3李演明,来新泉,贾新章,曹玉,叶强.具有快速瞬态响应和低静态电流的CMOS低漏失稳压器设计[J].电子学报,2009,37(5):1130-1135. 被引量：6
  • 4Guo Jianping, Ka Nang Leung. A Fold-Back Current-Limit Circuit with Load-Insensitive Quiescent Current for CMOS Low Drop- out Regulator[ C]//IEEE International Symposium on Circuits and Systems, 2009:2417-2420.
  • 5Lin Chuan, Feng Quanyuan. Design of Current Limiting Circuit in Low Dropout Linear Voltage Regulator[ C]//IEEE AMPC2005 Proceedings, 2005.
  • 6Li Yanming, Mao Xiangyu, Wang Hongyi, et al. An Improved Hiccup Mode Short-Circuit Protection Technique with Effective Overshoot Suppression for DC-DC Converters [ J ]. IEEE Trans on Power Electronics, 2013, 28 (2) : 877-885.
  • 7Cheng X J, Wu X. A High-Performance Foldback Current Limiting Circuit for Improving Regulators' Latch-up Effect[ C ]//IEEE International Conference on Communications on Circuits and Systems Proceedings, 2006, 30:2248-2250.
  • 8Qian Min. Study on the Mechanism of Latch-Up Effect in CMOS IC and Its Countermeasures[ J ]. Journal of Suzhou University, 2013, 19:31-38.

二级参考文献9

  • 1D D Buss.Technology in the internet age[A].IEEE International Solid-State Circuits Conference on Digest of Technical Papers[C].San Francisco,CA,Feb.2002.18-21.
  • 2G A Rincon-Mom,P E Allen.A low-voltage,low quiescent current,low drop-out regulator[J].IEEE Solid-State Circuits,1998,33(1):36-44.
  • 3S K Lau,K N Leung,P K T Mok.Analysis of low-dropout regulator topologies for low-voltage regulation[A].IEEE Conference on Electron Devices and Solid-State Circuits[C].Hong Kong,Dec.2003.379-382.
  • 4Ka Chun Kwok,Mok,P K T.Pole-zero tracking frequency compensation for low dropout regulator[A].IEEE International Symposium on Circuits and Systems[C].USA,May 2002.735-738.
  • 5Chaitanya K Chava,Jose Silva-Martinez.A frequency compensation scheme for LDO voltage regulators[J].IEEE Transac.tions on Circuit and Systems-Ⅰ:Regular Papers,2004,51(6):1041-1050.
  • 6Xinquan Lai,Jianping Guo,Zuozhi Sun,Jianzhang Xie.A 3-A CMOS low-dropout regulator with adaptive Miller compensation[J].Analog Integrated Circuits and Signal Processing,2006,49(1):5-10.
  • 7P Hazucha,T Karmik,B A Bloechel,C Parsons.Area-efficient linear regulator with ultra-fast load regulation[J].IEEE SolidState Circuits,2005,40(4):933-940.
  • 8Chung-wei Lin,Yen-jen Liu.A power efficient and fast transient respones low drop-out regulator in standard CMOS process[A].IEEE International Symposium on VLSI Design,Automation and Test(VLSI-DAT)[C].Taiwan,Apr.2006.1-4.
  • 9S K Lau,P K T Mok,K N Leung.A low-dropout regulator for SOC with Q-reduction[J].IEEE Solid-State Circuits,2007,42(4):658-664.

共引文献5

西北工业大学学报
2015年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部