期刊文献+

新型可容错FPGA 被引量:2

A Novel Fault-Tolerant FPGA
下载PDF
导出
摘要 SRAM型FPGA具有设计周期短、开发成本低和可重配置等特性,在大型电子系统设计中应用广泛。伴随SRAM型FPGA在重要领域的深入应用,对其可靠性提出了更高要求。在深入剖析FPGA内部结构的基础上,对SRAM型FPGA的故障类型进行了总结。针对SRAM单元软错误造成的FPGA芯片错误,提出了一种嵌入高可靠CPU和配置存储器,通过重构技术实现在线可修复的新型可容错FPGA结构。 SRAM- based FPGAs,with the characteristics of short design period,low development cost,etc,are applied extensive to the large electronics system. Accompany with a FPGA's deep application in important field,higher request is brought for its reliability. Based on analysis to FPGA inner part structure,the failure type of SRAM- based FPGAs is concluded. Aiming at FPGA chip failure brought by SRAM cell soft error,a novel fault- tolerant FPGA architecture,embedding a high- reliable CPU and configuration memory,which can perform in- system self- repair through reconfiguration technology.
出处 《微处理机》 2015年第6期19-21,共3页 Microprocessors
关键词 现场可编程门阵列 软错误 可重构 可容错 静态存储器 刷新 Field Programmable Gate Array soft error Reconfigurable Fault-tolerant SRAM Scrubbing
  • 相关文献

参考文献8

  • 1F.L. Kastensmidt, L. Carro, R. Reis, Fauh - Tolerance Techniques for SRAM - based FPGAs [ C ]. Vishwani D.Agrawal Springer, Netherlands, PP. 183, Sept. 2006.
  • 2Yang G. C., Reliability of semiconductor RAMs with soft- error scrubing techniques [ J ]. IEEE Proceeding Computers and Digital Techniques, 1995, 142 ( 5 ) : 337 - 344.
  • 3克里兹,高级FPGA设计结构、实现与优化[M].北京:机械工业出版社.2009.
  • 4E. Syam Sundar Reddy, Vikram Chandrasekhar, M. Sashikanth V. Cluster - based Detection of SEU - caused Errors in LUTs of SRAM - based FPGAs [ J ]. ASP - DAC, ACM Press, pp : 1200 - 1203.
  • 5Wigley G. B. , Keamey D. A, Research Issues in Operat- ing Systems for Reconfigurable Computing [ C ]. The International Conference ON Engin.eering Reconfigurable Systems and Architecture, LasVegas, USA. PP. 232 - 240, July. 2002.
  • 6朱明程,黄强.FPGA动态可重构逻辑设计初探[J].半导体技术,2000,25(4):18-21. 被引量:8
  • 7C. Bolchini, A. Miele, M. D. Santambrogio, TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs [ J ]. Proc. of 22th IEEE Int. Syrup. on Defect and Fault Tolerance in VLSI Systems, pp : 87 - 95, Sept. 2007.
  • 8C. Bolchini, D. Quarta, and M. Santambrogio, SEU Mitigation for SRAM - Based FPGAs through Dynamic Partial Reconfiguration [ C ]. In Proc. ACM/IEEE Great Lake Symposium on VLSI, PP: 55 -60, Mar. 2007.

二级参考文献1

共引文献7

同被引文献7

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部