期刊文献+

一种容错ATM交换机仿真分析

Simulation Analysis of a Kind of Fault-tolerant ATM Switch
下载PDF
导出
摘要 讨论了一种容错ATM交换机结构。在该交换机中通过提供子交换单元和扩展链路来增加冗余路径的数目 ,该结构可以容错多个故障 ,并且冗余路径的数目随着交换机级数的增加而指数增长。通过仿真的方法得到了该交换机的生存概率、容错水平和费效比 3个参数 。 A new kind of fault-tolerant ATM switch is discussed. This kind of switch structure increases the redundant paths by subswitches and extended links. This structure can tolerate multiple faults and the redundant paths increase exponentially as the size of the switch stages increases. The survival probability, level of fault tolerance and cost-effectiveness ratio of this switch are gained by the simulation. The simulation results indicate that the proposed architecture is more fault-tolerant and cost-effective than those architectures found in the literature.
作者 刘强
出处 《高技术通讯》 EI CAS CSCD 2002年第1期23-28,共6页 Chinese High Technology Letters
基金 国家自然科学基金 ( 6 970 30 0 1)资助项目
关键词 ATM 交换机 容错 仿真 异步传输网 ATM, Switch, Fault-tolerance, Simulation
  • 相关文献

参考文献10

  • 1[1]Rathgeb E P, Theimer T H, Huber M N. International Journal of Digital and Analog Cabled Systems, 1989, 2: 227
  • 2[2]Tobagi F A. Fast packet switch architecture for broadband integrated services digital networks. In: Proceedings of the IEEE, 1990, 78(1): 133
  • 3[3]Tanenbaum A S. Computer networks. Prentice Hall, 1996.147
  • 4[4]Adams G B, Siegel H J. Modifications to improve the fault-tolerance of the extra stage cube interconnection network. In: Proceedings of the International Conference on Parallel Processing, 1984.169
  • 5[5]Padmanabham K, Lawrie D H. IEEE Transactions on Computers, 1983, C-32(12): 1099
  • 6[6]Reddy S M, Kumar V P. On fault-tolerant multistage interconnection networks. Proceedings of the International Conference on Parallel Processing, 1984. 155
  • 7[7]Kumar V P, Reibman A L. IEEE Transactions on Computers, 1989, C-38(12): 1703
  • 8[8]Tzeng N, Yew P, Zhu C. A fault-tolerant scheme for on fault-tolerant multistage interconnection networks. In: Proc 12th International Symposium on Computer Architecture, 1985.368
  • 9[9]Itoh A. A fault-tolerant switching architecture for ATM networks. In: Proc IEEE International Conference on Communications, 1992.1639
  • 10[10]Lo C C, Chiou C Y. Computer Communications, 1999, (22): 1540

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部