期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一款应用于UHF RFID阅读器接收机的自动增益控制电路 被引量：1

An Automatic Gain Control Circuit for UHF RFID Reader Receiver
下载PDF
导出
摘要 基于UMC65nm CMOS工艺,实现了一款应用于超高频(UHF)射频识别(RFID)阅读器接收机的自动增益控制电路,系统由可变增益放大器、峰值检测电路、环路滤波器、比较器以及指数增益控制电路组成.仿真结果表明,当控制信号从0.85V变化至0.35V时,可变增益放大器的增益从4dB线性变化到70dB,具有10 MHz恒定的-3dB带宽,对于60%调制深度,调制频率为1kHz的幅度调制信号,系统需要20μs稳定输出电压,电路工作电压为1.2V,消耗总电流为6.6mA. An automatic gain control（AGC）circuit is implemented in UMC65 nm CMOS process for ultra-high frequency（UHF）radio frequency identification（RFID）reader receiver.The system consists of a variable gain amplifier（VGA）,apeak detection circuit,a loop filter,a comparator and an exponential gain control circuit.The simulation results show that the gain of VGA varies linearly from 4dB to 70 dB when the control voltage varies from0.85 Vto 0.35 V.The circuit has a constant-3dB bandwidth of 10 MHz.For modulation depth 60%input AM signal with a modulation frequency 1kHz,this AGC needs 20μs to stabilize the output voltage.The final circuit consumes 6.6mA current from a single 1.2Vvoltage supply.
作者 马建平 袁晨 袁圣越 田彤
机构地区 中国科学院上海微系统与信息技术研究所无线传感网与通信重点实验室
出处 《微电子学与计算机》 CSCD 北大核心 2016年第1期37-41,46,共6页 Microelectronics & Computer
基金 国家科技重大专项资助项目(2011ZX02506-004) 上海市经信委资助项目(13XI-32) 上海市科委资助项目(14521106200)
关键词 超高频 射频识别 自动增益控制 可变增益放大器 峰值检测 环路滤波器 UHF RFID AGC VGA peak detection loop filter
分类号 TN722 [电子电信—电路与系统]
  • 相关文献

参考文献8

  • 1Khoury J M On the design of constant settling timeAGC circuits[J]. IEEE Transactions on Circuits andSystems II: Analog and Digital Signal Processing,1998,45(3):283-294.
  • 2Duong Q H, Lee S G. CMOS exponential current-to~voltagecircuit based on newly proposed approximationmethod [C] // Systems and Circuits, ISCASJ 2004.Canda, Vancouver, 2004: 866-868.
  • 3Duong Q H, Le Quan, Lee S G. An all CMOS 84d&-linear low-power variable gain amplifier [C] // Digestof Technical Papers 2005 Symposium on VLSI Cir-cuits. Japan, Kyoto, 2005: 114-117.
  • 4Duong Q H, Le Quan, Kim Chang Wan,et al. A 95-dB linear low-power variable gain amplifier[J]. IEEETransactions on Circuits and Systems I: Regular Pa-pers, 2006,53(8):1648-1657.
  • 5Pavan S,Krishnapura N,Pandarinathan R,et al. Apower optimized continuous-time AS ADC for audioapplications[J]. IEEE Journal of Solid-State Circuits,2008,43(2):351-360.
  • 6Seok-Bae Park, Wilson J E,Ismail M. The CHIP -Peak detectors for multistandard wireless receivers[J]. IEEE of Circuits and Devices Magazine,2006,22(6):6-9.
  • 7Hogervorst Ron,Tero John P, Eschauzier, et al. Acompact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries[J].IEEE Journal of Solid-State Circuits, 1994, 29 (12):1505-1513.
  • 8王文波,毛陆虹,肖新东,张世林,谢生.A differential automatic gain control circuit with two-stage -10 to 50 dB tuning range VGAs[J].Journal of Semiconductors,2013,34(2):103-108. 被引量：1

二级参考文献13

  • 1Zhou M, Fan C, Chen D, et al. A compact automatic gain con- trol loop for GNSS RF receiver. 10th IEEE International Confer- ence on Solid-State and Integrated Circuit Technology (ICSICT), Shanghai, China, 2010:284.
  • 2Calvo B, Sanz M T, Celma S. Low-voltage low-power CMOS programmable gain amplifier. 6th International Caribbean Con- ference on Devices, Circuits and Systems, Playa del Carmen, Mexico, 2006:101.
  • 3Lin Y T, Chen C H, Lu S S. A feed-forward automatic-gain control amplifier for biomedical applications. Asia-Pacific Mi- crowave Conference Proceedings, Bangkok, Thailand, 2007.
  • 4Lei Qianqian, Lin Min, Chen Zhiming, et al. A programmable gain amplifier with a DC offset calibration loop for a direct- conversion WLAN transceiver. Journal of Semiconductors, 2011, 32(4): 045006.
  • 5Li Guofeng, Wu Nanjian. A low power flexible PGA for software defined radio systems. Journal of Semiconductors, 2012, 33(5): 055006.
  • 6Wang X, Chi B, Wang Z. A low-power high-data-rate ASK IF receiver with a digital-control AGC loop. IEEE Trans Circuits Syst, 2010, 57(8): 617.
  • 7Khoury J M. On the design of constant settling time AGC circuits. IEEE Trans Circuits Syst II: Analog and Digital Signal Process- ing, 1998, 45(3): 283.
  • 8Jeon O, Fox R M, Myers B A. Analog AGC circuitry for a CMOS WLAN receiver. IEEE J Solid-State Circuits, 2006, 41(10): 2291.
  • 9Park S B, Wilson J E, Ismail M. The chip-peak detectors for mul- tistandard wireless receivers. IEEE Circuits and Devices Maga- zine, 2006, 22(6): 6.
  • 10Cheung H Y, Cheung K S, Lau J. A low power monolithic AGCwith automatic DC offset cancellation for direct conversion hy- brid CDMA transceiver used in telemetering. IEEE International Symposium on Circuits and Systems, Sydney, NSW, Australia, 2001:390.

同被引文献1

引证文献1

微电子学与计算机
2016年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部