期刊文献+

三维片上网络映射算法研究综述 被引量:1

Survey on Mapping Algorithm of Three-dimensional Network on Chip
下载PDF
导出
摘要 三维片上网络(Three-dimensional Network on Chip,3D No C)以其更短的全局互连、更高的封装密度、更小的体积等诸多优势,已成为国内外工业界和学术界一个重要的研究领域.对于3D No C的研究,映射是一个关键问题,对系统的功耗、延迟等性能均有很大的影响.本文介绍了3D No C映射的基本问题;归纳了3D No C映射算法的分类方法,将其分为启发式映射算法和非启发式映射算法两大类,其中,启发式映射算法又分为基于遗传算法、基于粒子群算法、基于模拟退火算法以及基于蚁群算法的映射算法4种类型,非启发式算法具有多样性;另外,对现有的3D No C映射算法进行了分类综述,分析比较了各种映射算法的特点;最后,探讨了3D No C映射的研究方向. Three-dimensionalnetworkonchip (3D NoC) with its shorter global interconnections, higher packing density, smaller vol- ume, and many other advantages, has drawn more and more attention from both industry and academia. Mapping is a key problem on 3D NoC research and has a great impact on power consumption, latency and many other system performances. In this paper, some essential issues on 3D NoCmapping are introduced and many 3D NoC mapping algorithms are studied and classified into heuristic mapping algorithms and non-heuristic mapping algorithms, in which heuristic mapping algorithms include mapping algorithms based on genetic algorithm, particle swarm optimization algorithm, simulated annealing algorithm and ant colony algorithm. Existing mapping algorithms for 3D NoC are then summarized with the characteristics of each algorithm outlined. The possible hot research areas in fu- ture on3D NoCmapping algorithms arealso discussed in the last part.
出处 《小型微型计算机系统》 CSCD 北大核心 2016年第2期193-201,共9页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(61272006)资助
关键词 映射算法 三维片上网络 应用特征图 启发式算法 mapping algorithm 3D NoC application characteristic graph heuristic algorithm
  • 相关文献

参考文献8

二级参考文献69

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 3Benini L, Micheli G D. Networks on Chips: A New SoC Paradigm[J]. IEEE Computer Magazine, 2002, 35(1): 70-78.
  • 4Dally W J, Towles B. Route Packets, Not Wires: On-chip Interconnectlon Networks[C]//Proc. of Design Automation Conf.. Las Vegas, NV, USA: [s. n.], 2001: 684-689.
  • 5Kumar S J, Sch A, Soininen J, et al. A Network on Chip Architecture and Design Methodology[C]//Proc. of IEEE Computer Society Annual Symposium on VLS1. [S. l.]: IEEE Press, 2002: 105-112.
  • 6Hu Jingcao, Marculescu R. Energy-aware Communication and Task Scheduling for Network on Chip Architectures Under Real-time Constraints[C]//Proc. of DATE'04. Paris, France: IEEE ComputerSociety, 2004: 234-239.
  • 7Lei Tang, Kumar S. A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture[C]//Proc. of the Euromicro Symposium on Digital System Design. [S. l.]: IEEE Press, 2003: 180-187.
  • 8Ascia G, Catania V, Palesi M. An Evolutionary Approach to Network on Chip Mapping Problem[C]//Proc. of 2005 1EEE Congress on Evolutionary Computation. [S. l.]: IEEE Press, 2005:112-119.
  • 9Ni L M, McKinley P K. A Survey of Wormhole Routing Techniques in Direct Networks[J]. Computer, 1993, 26(2): 62-76.
  • 10Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip[J].ACM Computing Surveys, 2006, 38(1): 1-51.

共引文献105

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部