期刊文献+

一种低功耗的张弛振荡器

A Low-Power Relaxation Oscillator
下载PDF
导出
摘要 设计了一种低功耗的张弛振荡器,该设计动态地改变了振荡器中比较器的电流,使其只在斜坡电压接近阈值电压时才增大,因此既减小了比较器的延迟,也维持了一个较低的平均电流,保证稳定性的同时做到了低功耗。一个设计实例显示,使用这个技术减小了81.8%的功耗,而维持了相同的频率稳定性。 A low-power relaxation oscillator is presented. The current of the comparator in the oscillator is adjusted dynamically in this design, i.e. it is increased when the slope voltage approaches the threshold voltage. It shortens the comparator delay as well as maintains low average current, guarantees the stability and achieves low power consumption. A prototype indicates the power consumption of 81.8%is saved, and the same frequency stability is maintained.
作者 余有芳
出处 《科技通报》 北大核心 2016年第1期150-152,198,共4页 Bulletin of Science and Technology
关键词 低功耗 张弛振荡器 比较器 low-power relaxation oscillator comparator
  • 相关文献

参考文献6

  • 1B Razavi.Design of Analog CMOS Integrated Circuits.TataMcGraw-Hill Education,2002.
  • 2Xuan Zhang,David Brooks,GuYeon Wei.A 20μW 10MHzRelaxation Oscillator with Adaptive Bias and Fast Self-Calibration in 40nm CMOS for Micro-Aerial Robotics Ap-plication.IEEE Asian Solid-State Circuits Conference (A-SSCC),2013:433-436.
  • 3Michael P,Flynn,Sverre U. Lidholm.A 1.2-μm CMOSCurrent-Controlled Oscillator.IEEE Journal of Solid-StateCircuits,1992,7(27):982-987.
  • 4Ray Barnett,Jin Liu.A 0.8V 1.52MHz MSVC RelaxationOscillator with Inverted Mirror Feedback Reference forUHF RFID.IEEE Custom Integrated Circuits Conference(CICC),2006:769-772.
  • 5Urs Denier.Analysis and Design of an Ultralow- PowerCMOS Relaxation Oscillator.IEEE Transaction on Circuitsand Systems I: Regular Papers,2010,57(8):1973-1982.
  • 6David Johns,Ken Martin.Analog Integrated Circuit Design.John Wiley & Sons,2008.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部