6WANG S,GUPTA S K.LT-RTPG:a new test-per-scan BIST TPG for low heat dissipation[C] // Proceedings IEEE International Test Conference.Atlantic City,NJ,1999:85-94.
7POLIAN I,BECKER B,REDDY S M.Evolutionary optimization of Markov sources for pseudo random scan BIST[C]//Proceedings of Design,Automation and Test in Europe Conference and Exhibition (DATE'03).Munich,Germany,2003:1184-1185.
8LAI N C,WANG S J,FU Y H.Low-power BIST with a smoother and scan-chain reorder under optimal cluster size[J].IEEE Trans Comput Aided Des Integr Circuits Syst,2006,25(11):2586-2594.
9LI W,WANG S,CHAKRADHAR S T,et al.Distance restricted scan chain reordering to enhance delay fault coverage[C] // Proc Int Conf VLSI Design.Washington D C,USA,2005:471-478.
10GUPTA P,KAHNG A B,MANDOIU I,et al.Layout-aware scan chain synthesis for improved path delay fault coverage[J].IEEE Trans Comput-Aided Des Integr Circuits Syst.2005,24(7):1104-1114.
