期刊文献+

High-stage analog accumulator for TDI CMOS image sensors

High-stage analog accumulator for TDI CMOS image sensors
原文传递
导出
摘要 The impact of the parasitic phenomenon on the performance of the analog accumulator in TDI CMOS image sensor is analyzed and resolved. A 128-stage optimized accumulator based on 0.18-μm one-poly four-metal 3.3 V CMOS technology is designed and simulated. A charge injection effect from the top plate sampling is em- ployed to compensate the un-eliminated parasitics based on the accumulator with a decoupling switch, and then a calibration circuit is designed to restrain the mismatch and Process, Voltage and Temperature (PVT) variations. The post layout simulation indicates that the improved SNR of the accumulator upgrades from 17.835 to 21.067 dB, while an ideal value is 21.072 dB. In addition, the linearity of the accumulator is 99.62%. The simulation results of two extreme cases and Monte Carlo show that the mismatch and PVT variations are restrained by the calibration circuit. Furthermore, it is promising to design a higher stage accumulator based on the proposed structure. The impact of the parasitic phenomenon on the performance of the analog accumulator in TDI CMOS image sensor is analyzed and resolved. A 128-stage optimized accumulator based on 0.18-μm one-poly four-metal 3.3 V CMOS technology is designed and simulated. A charge injection effect from the top plate sampling is em- ployed to compensate the un-eliminated parasitics based on the accumulator with a decoupling switch, and then a calibration circuit is designed to restrain the mismatch and Process, Voltage and Temperature (PVT) variations. The post layout simulation indicates that the improved SNR of the accumulator upgrades from 17.835 to 21.067 dB, while an ideal value is 21.072 dB. In addition, the linearity of the accumulator is 99.62%. The simulation results of two extreme cases and Monte Carlo show that the mismatch and PVT variations are restrained by the calibration circuit. Furthermore, it is promising to design a higher stage accumulator based on the proposed structure.
出处 《Journal of Semiconductors》 EI CAS CSCD 2016年第2期105-115,共11页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.61404090,61434004)
关键词 ACCUMULATOR signal-to-noise ratio (SNR) time delay integration (TDI) CMOS image sensor (CIS) accumulator signal-to-noise ratio (SNR) time delay integration (TDI) CMOS image sensor (CIS)
  • 相关文献

参考文献17

  • 1Farrier M G, Dyck R H. A large area TDI image sensor for low light level imaging. IEEE J Solid-State Circuits, 1980, 15(4): 753.
  • 2Barbe D F. Time delay and integration image sensors. Solid State Imaging, 1976:659.
  • 3Wong H S, Yao Y L, Schlig E S. TDI charge-coupled devices: design and applications. IBM Journal of Research and Develop- ment, 1992, 36(1): 83.
  • 4Gamal A E, Eltoukhy H. CMOS image sensors. IEEE Circuits and Devices Magazine, 2005, 21(3): 6.
  • 5Lepage G, Dants D, Diels W. CMOS long linear array for space application. Electronic Imaging, International Society for Optics and Photonics, 2006:606807.
  • 6Yu H, Qian X, Chen S, et al. A time-delay-integration CMOS im-age sensor with pipelined charge transfer architecture. IEEE In- ternational Symposium on Circuits and Systems (ISCAS), 2012: 1624.
  • 7Chang J H, Cheng K W, Hsieh C C, et al. Linear CMOS im- age sensor with time-delay integration and interlaced super- resolution pixel. IEEE Sensors, 2012:1.
  • 8Nie K, Yao S, Xu J, et al. Thirty two-stage CMOS TD! image sensor with on-chip analog accumulator. IEEE Trans Very Large Scale Integration (VLSI) Systems, 2014, 22(4): 951.
  • 9Nie K, Yao S, Xu J, et al. A 128-stage analog accumulator for CMOS TD! image sensor. IEEE Trans Circuits Syst I: Regular Papers, 2014, 61(7): 1952.
  • 10Bakker A, Thiele K, Huijsing J H. A CMOS nested-chopper in- strumentation amplifier with 100-nV offset. IEEE J Solid-State Circuits, 2000, 35(12): 1877.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部