期刊文献+

基于0.18 μm CMOS工艺的电流型模拟运算电路 被引量:1

Current mode analog operational circuit based on 0.18 μm CMOS process
下载PDF
导出
摘要 提出了一种新的低电压低功耗CMOS电流型模拟多功能运算电路,该电路能够运行乘法器、求平方器、除法器以及不同类型的可控增益放大器。该设计基于跨导线性原则,使用场效晶体管(MOSFET)且运行在亚阈值区,其由6个相匹配的晶体管组成,并形成两个重叠的跨导线性回路,电路设计采用0.18μm CMOS技术,使用±0.6 V低压直流电源供电。通过Tanner TSpice软件进行了仿真验证,仿真结果表明,当将其配置为一个放大器时,-3 d B频率约为1.5 MHz,线性误差为0.63%,总谐波失真为0.08%,最大功耗为1.16μW。 A new CMOS current mode muhifunction analog operational circuit with low vohage and low power consumption is proposed, which can run multiplier, squarer, divider and different types of controllable gain amplifiers. The design is based on translinear principle, in which MOSFET is adopted and runs in the subthreshold region. The proposed circuit is composed of six inter-matching transistors to form two overlapping tranlinear loops. The circuit is based on 0.18 μm CMOS process, and supplied with ±0.6 V low voltage DC source. The circuit was verified by simulation of Tanner TSpice software. The simulation resuits show that when the circuit is configured as an amplifier, its frequency is about 1.5 MHz at -3 dB, linear error is 0.63%, total harmonic distortion is 0.08%, and maximum power consumption is 1.16 μW.
出处 《现代电子技术》 北大核心 2016年第5期135-139,共5页 Modern Electronics Technique
基金 广西高校科学技术研究项目(LX2014555):基于物联网技术的高职实训室智能系统的研究
关键词 模拟运算电路 电流型电路 CMOS 亚阈值 analog operational circuit current mode circuit CMOS subthreshold
  • 相关文献

参考文献11

  • 1ALIKHANI A, AHMADI A. A novel current-mode four-quadrant CMOS analog multiplier/divider [J]. AEU-International journal of electronics and communications, 2012, 66(7) : 581-586.
  • 2SOHRABI A, MOTLAGH A R, ROSTAMI H, et al. High performance current-mode multiplier circuit [J]. International journal of innovative technology and exploring engineering, 2013, 3(5): 119-122.
  • 3HADDAD P A, FLANDRE D, GOSSET G. Design of an uhra-low- power multi-stage AC/DC voltage rectifier and multiplier using a fully-automated and portable design methodology [J]. Journal of low power electronics, 2012, 8(2): 197-206.
  • 4POPA C. Improved accuracy current-mode multiplier circuits with applications in analog signal processing [J]. IEEE transactions on very large scale integration systems, 2014, 22(2): 443-447.
  • 5PSYCHALINOS C, LAOUDIAS C. Low-voltage reduced complexity cells for MOS translinear loops [J]. Circuits systems and signal processing, 2013, 32(5): 2445-2456.
  • 6曾以成,王含,李志军.一种新的四象限电流模式乘法器的实现[J].湘潭大学自然科学学报,2014,36(4):15-19. 被引量:2
  • 7马敬敏.基于电阻平衡条件的比例运算电路[J].吉林大学学报(信息科学版),2012,30(2):127-130. 被引量:6
  • 8任骏原.任意比例系数的同相比例运算电路[J].现代电子技术,2011,34(1):173-174. 被引量:6
  • 9LIN K J, CHENG C J, CHIU S F, et al. CMOS current-mode implementation of fractional-power functions [J]. Circuits systems and signal processing, 2012, 31(1) : 61-75.
  • 10DEMARTINOS A C. Ultra-low voltage CMOS current-mode four-quadrant multiplier [J]. International journal of electronics letters, 2014, 2(4): 224-233.

二级参考文献27

  • 1任骏原,张凤云.电子线路专题研究[M].成都:西南交通大学出版社,1995.
  • 2华成英,童诗白.模拟电子技术基础[M].4版.北京:高等教育出版社,2006.
  • 3梁明理.电子线路[M].北京:高等教育出版社,1993.131-146、211-214.
  • 4童诗白.模拟电子技术基础[M].北京:高等教育出版社,2000..
  • 5任骏原;张凤云.电子线路专题研究[M]成都:西南交通大学出版社,1995.
  • 6杨素行.模拟电子技术基础简明教程[M]北京:高等教育出版社,2006.
  • 7华成英;童诗白.模拟电子技术基础[M]北京:高等教育出版社,2006.
  • 8NADERI A,KHOEI A, HADIDI K,et al. A new high speed and low power four-quadrant CMOS analog multiplier in current mode [J]. Int J Electron Commun, 2009,63:769-775.
  • 9KASIMIS C,PSYCHALINOS C. 0.65V class-AB current-mode four-quadrant multiplier with reduced power dissipation[J]. Int J E- lectron Commun, 2011,65:673-677.
  • 10TANGSRIRAT W, PUKKA LANUN V, MONGKOVWAI P, et al. Simple current-mode analog multiplier, divider, square-rooter and squarer based on CDTAs[J]. Int J Electron Commun, 2011,65:198-203.

共引文献11

同被引文献9

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部