期刊文献+

时钟共享多线程处理器通信机制的设计与实现 被引量:2

Design and implementation of communication mechanism for a shared-clock multithreading processor
下载PDF
导出
摘要 多核多线程处理器^([1])是并行技术的一个发展方向,基于多核多线程处理器,提出了一种时钟共享多线程处理器。该处理器有近邻通信和线程间通信两种通信机制,近邻通信采用近邻共享FIFO来传递信息,线程间通信通过线程间共享存储来传递信息,这样可以提高处理器的资源利用率和并行执行能力。 Multicore and multithreaded processors is a development direction of parallel technology. This paper design a shared_clock multithreading processor for multicore and multithreaded processors. It has two communication mechanisms : the neighbor communica-tion and the thread- thread communication. The neighbor communication conveys information by the neighbored shared FIFO and thread- thread communication conveys information by shared memory. This can improve resource utilization and parallel executing ca-pacity.
作者 雷晓锋 李涛
出处 《电子技术应用》 北大核心 2016年第3期42-46,共5页 Application of Electronic Technique
基金 国家自然科学基金(61136002) 陕西省科学技术研究发展计划(2011K06-47) 陕西省重点学科建设西邮计算机体系结构项目资助
关键词 时钟共享多线程 近邻通信 线程间通信 shared-clock multithreading processor neighbor communication thread-thread communication
  • 相关文献

参考文献6

二级参考文献73

  • 1赵荣彩,唐志敏.低功耗SMT体系结构研究[J].计算机工程与设计,2002,23(8):7-12. 被引量:6
  • 2周文彪,张岩,毛志刚.SoC片上通信结构的研究综述[J].微处理机,2007,28(3):1-5. 被引量:2
  • 3Asanovic K et al. The landscape of parallel computing research: A view from berkeley. UC Berkeley: Technical Report No. UCB/EECS 2006-183, 2006.
  • 4Almasi G, Cascaval C, Castanos J G, Denneau M, Lieber D, Moreira J E, Warren H S, Jr. Dissecting eyclops: A detailed analysis of a multithreaded architecture. ACM SIGARCH Computer Architecture News, 2003, 31(1): 26-38.
  • 5Kongetira P, Aingaran K et al. Niagara: A 32-way multithreaded spare processor. IEEE Micro, 2005, 25(2) 21-29.
  • 6Seiler Larry, Carmean Doug et al. Larrabee: A many-core X86 architecture for visual computing//Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH ' 08). Los Angeles, California, 2008.
  • 7Jiang D, Singh J P. A methodology and an evaluation of the SGI Origin 2000//Proceedings of the ACM Sigmetries98/ Performance 98. Madison, Wisconsin, United States, 19981 171-181.
  • 8Eichenberger A E, Abraham S G. Impact of load imbalance on the design of software barriers//Proceedings of the 1995 International Conference on Parallel Processing. 1995 : 63-72.
  • 9Lim G H, Agarwal A. Reactive synchronization algorithms for multiprocessors//Proceedings of the Architectural Support for Programming Languages and Operating Systems. San Jose, California, 1994:25-35.
  • 10Martin R P, Vahdat A Met al. Effect of communication latency, overhead, and bandwidth on a cluster architecture// Proceedings of the 24th Annual International Symposium on Computer Architecture. Denver, Colorado, United States, 1997, 85-97.

共引文献48

同被引文献8

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部