8G.Martin, B.Bailey and A.Piziali, ESL Design and Verification: A Prescription forElectronic System Level Methodology(System on Silicon)[M].Morgan Kaufmann.March 9,2007.
3C Lennard. Enabling VC exchange through system-level VC standards. In: Proc of Forum on Design Language. Lyon, France, 1999
4Christopher K Lennard et al. Standard for system level design: Practical, reality or solution in search of a question? In: Proc of the Design, Automation and Test in Europe Conf. Paris, France, 2000
5K Kücükcakar. Analysis of merging core-based design lifecycle. In: ICCAD'98. San Jose, California, 1998
6VSI Alliance. VSIA Architecture Document, Version 1.0. 1997. http:∥www.vsi.org/library/vsi-or.pdf
7D Cottrell, D Mallis, J Morrell. CHDStd-A model for deep submicron design tools. In: Proc of Asia and South Pacific Design Automation Conf. Yokohama, Japan, 1998
8P Flake, S Davidmann. Superlog, a unified design language for system-on-chip. In: Proc of the Asia South-Pacific Design Automation Conf. Yokohama, Japan, 2000
9L Lavagno, E Sentovich. ECL: A specification environment for system-level design. In: Proc of the 36th Design Automation Conf. New Orleans, LA, 1999
10C Liao, S Tjiang, R Gupta. An efficient implementation of reactivity for modeling hardware in the scenic design environment. In: Proc of the 34th Design Automation Conf. Anaheim, California, 1997
