期刊文献+

现场可编程门阵列参数化多标准高吞吐率基4Viterbi译码器 被引量:2

Parameterized multi-standard high-throughput radix-4 Viterbi decoder on field-programmable gate array
下载PDF
导出
摘要 为了同时达到高性能和灵活性的目标,提出一种基于现场可编程门阵列的参数化多标准自适应基4 Viterbi译码器。译码器采用3~9可变约束长度,1/2、1/3可变码率,支持任意截断长度的纠错译码,并采用码字无符号量化、加比选单元设计优化和归一化判断逻辑分离策略优化关键路径设计,提高译码器工作频率。实验结果表明,该译码器能根据用户设定的参数改变结构,在多种通信标准之间实现动态切换;性能达到了541 Mbps,明显优于相关工作;对GPRS,Wi MAX,LTE,CDMA,3G等通信标准都取得了良好的误码性能,可满足多种通信标准的译码需求。 To achieve the goal of high performance and flexibility,a parameterized multi-standard adaptive radix-4 Viterbi decoder based on the field-programmable gate array was presented. This decoder adopts constraint lengths ranging from 3 to 9,code rates of 1 /2 or 1 /3 and supports error-correcting decoding of arbitrary truncation lengths. The unsigned quantization,add-compare-select unit optimization and normalization judgment logic separation strategies were used to optimize the design of critical path,so that it can improve system throughput. Experiment results show that: the decoder can change the structures according to the parameters set by users and achieve dynamic switching in multiple communication standards; the throughput can reach up to 541 Mbps,apparently superior to the related works; the decoder achieves low bit error ratio in multiple standards such as GPRS,Wi Max,LTE,CDMA and 3G and satisfies the decoding requirements of multiple communication standards.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2016年第1期86-92,共7页 Journal of National University of Defense Technology
基金 国家自然科学基金资助项目(61202127) 湖南省学位与研究生教育专项基金资助项目(YB2013B008)
关键词 现场可编程门阵列 VITERBI译码器 参数化 多标准 基4 field-programmable gate array Viterbi decoder parameterization multi-standard radix-4
  • 相关文献

参考文献11

  • 1Wang L O, Li Z Y. Design and implementation of a parallel processing Viterbi decoder using FPGA [ C ]//Proceedings of Intemational Conference on Artificial Intelligence and Education, Hangzhou, China, 2010 : 77 - 80.
  • 2Batcha M F N, Sha'Ameri A Z. Canfigurable adaptive Viterbi decoder for GPRS, EDGE and WiMAX [ C ]//Proceedings of IEEE International Conference on Telecommunications and International Conference on Communications, Malaysia, 2007 : 237 - 241.
  • 3Byun S, Lee S, Park S C. Implementation of the modified state mapping Viterbi decoder with radix-4[ C]//Proceedings of Intemational Conference on Communication Technology, China, 2006 : 1 - 4.
  • 4Hsu Y H, Hsu C Y, Kuo T S. Low complexity radix-4 butterfly design for the Viterbi decoder [ C ]//Proceedings of IEEE 64th Vehicular Technology Conference, Montreal, Canada, 2006 : 1 - 5.
  • 5Abdallah R A, Lee S J, Goel M, et al. Low-power prodecoding based Viterbi decoder tor tail-biting eonvolutionat codes [ C ]//Proeeedings of IEEE Workshop ou Signal Processing Systems, Finland, 2009 : 185 - 190.
  • 6Santhi M, Lakshminarayanan G, Suudaram R. el al. Synchronous pipelined two-stage radix-4 200Mbps MB-OFDM UWB Viterbi decoder on FPGA [ C ]//Proceedings of International SoC Desigla Conference, Busan, Kurea, 2009: 468 - 471.
  • 7Choi S W, Kang K M, Sang-Sung S S. A two-stage radix-4 Viterbi decoder for muhiband OFDM UWB systems[J]. ETRI Journal, 2008, 30 ( 6 ) : 850 - 852.
  • 8Lai K Y T. A high-speed low-power pipeliued Viterbi decoder: breaking the ACS-bottleneek [ C ]//Preceedings of 2010 International Conference on Green Circuits and Systems, Shanghai, China, 2010 : 334 - 337.
  • 9Haridas S L, Choudhari N K. Design of Viterbi decoder with minimum transition hybrid register exchange processing [ C ]// Proceedings of International Conference and Workshop on Emerging Trends in Technology, Mumbai, India, 2010: 432 - 434.
  • 10Khatri D M, Haridas S L. Soft output Viterbi decoder using hybrid register exchange [ C ]//Proceedings of International Conference and Workshop on Emerging Trends in Technology, Bangalore, India, 2011 : 942 -945.

二级参考文献5

  • 1Viterbi A J.Error bounds for convolutional codes and an asymptotically optimum decoding algorithm[J].IEEE Trans.on Information Theory,1967,13(2):260-269.
  • 2Rader C M.Memory management in a Vitrbi decoder[J].IEEE Trans.on Communications,1981,29(9):1399-1401.
  • 3Feygin G and Gulak P G.Architectural tradeoffs for survivor sequence memory management in Viterbi decoders[J].IEEE Trans.on Communications,1993,41(3):425-429.
  • 4Black P J and Meng T H.A 140-Mb/s,32-state,radix-4 Viterbi decoder[J].IEEE Journal of Solid-State Circuits,1992,27(12):1877-1885.
  • 5Corporation A.Cyclone Device Handbook,Volume 1[M].2003.

共引文献5

同被引文献2

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部